Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Accelerating System Design with Real-Time Simulation, Powered by AI Physics

Rising demand for AI infrastructure is driving faster innovation and smarter use…

Corporate
• 4 min read
CFD , featured , NVIDIA , accelerated compute , millennium

Analog/Custom Design

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Data Center

Innovation in Data Center Design and Operations: Highlights from Thésée Event

The Thésée event brought together key partners like France Télévisions, Thésée, Cadence…

Veena Parthan
• 5 min read
featured , Thésée Event , data center , Cadence Reality Digital Twin Platform

Corporate News

Don’t Miss the 2025 North America Open Meeting!

Join Visionaries, Discover Breakthrough Tech, and Power Your Next Big Idea Are you…

Corporate
• 1 min read
featured , innovation , Beta CAE , event , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

• 1 min read
IC25.1 , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement , IC Release Blog , Custom IC Design , Cadence Community

SoC and IP

Cadence Drives Next-Gen Memory and Connectivity at FMS 2025

As AI data centers continue to scale up and out to accommodate increasingly compute…

• 1 min read
PCIe controller , ucie , HBM , PCIe 7.0 , PCIe , DDR IP , UALink , PCIe 6.0 , PCI Express

Digital Design

Enhancing RTL Power Efficiency with xReplay, FlashReplay, and Clock Gating

Innovative Solutions for Power-Efficient RTL Design and Technology As semiconductor…

• 6 min read
digital badge , Low Power , Power-Efficient Design , Joules , training , training bytes , Power Analysis , online training , clock gating , RTL analysis

Verification

An Overview of CXL Mode Alternate Protocol Negotiation

The Peripheral Component Interconnect Express (PCIe) protocol has a very powerful…

• 4 min read
CXL , Verification IP , VIP , PCIe , verification

Corporate News

3D-ICs in the Automotive Market: Breaking Barriers with AI-Driven EDA Tools

The automotive industry is experiencing a significant transformation as it adopts…

• 6 min read
Automotive , chip design , 3D-IC , automotive electronics , integrity 3d-ic , indesign , jedai , AI

Life at Cadence

Restoring Nature, One Vine at a Time

Written by Shrini Farrahi A dedicated team of 30 Cadence volunteers recently came…

• 1 min read
Cadence Giving Foundation , giving back , LifeAtCadence , We Are Cadence , volunteering , One Cadence One Team

System, PCB, & Package Design 

Case Study: How to Sign Off Your UCIe Interface

As 3D heterogeneous integration (3DHI) systems increase in complexity, the importance…

• 3 min read
IC Packaging , Signal Integrity , Sigrity , SystemSI

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Power Tradeoffs for Chiplets: What Designers Need to Know

The rise of chiplets in advanced system design presents opportunities as well as…

• 3 min read
chiplets , Voltus IC Power Integrity Solution , Power Integrity

Corporate News

Unlocking Breakthroughs with Accelerated Compute

The future of system and electronic design is here—and it’s unprecedentedly fast…

• 6 min read
Protium , Palladium , accelerated compute , millennium

Verification

Evolution of CXL PBR Switch in the CXL Fabric

Compute Express Link (CXL) is a transformative technology that significantly improves…

• 5 min read
Fabric manager , Routing , switch , CXL3.0 , CXL switch , TYPE , SPID , PBR , DPID

Life at Cadence

Shaping the Future Through Experience

This summer, Cadence hosted five interns in partnership with Break Through Tech at…

• 2 min read
STEM , Work that matters , LifeAtCadence

SoC and IP

CNNs and Transformers: Decoding the Titans of AI

In the rapidly advancing field of artificial intelligence, two neural network architectures…

• 8 min read
IP , ip cores , Tensilica , SSG , semiconductor IP , AI

SoC and IP

From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success

Data rates are escalating with seemingly no end in sight due to the insatiable demand…

• 2 min read
DIP , ip validation , post silicon , full subsystem , verification

Corporate News

Alphawave Semi – Designing High-Speed Connectivity Solutions with Cadence Tools

Alphawave Semi designs high-speed connectivity solutions for customers in high-growth…

• 1 min read
celsius , designed with cadence , Sigrity , connectivity , clarity

Life at Cadence

Employee Spotlight: Engineering Excellence and Team Spirit at Cadence

Behind every milestone at Cadence is a team of passionate individuals who bring energy…

• 1 min read
Cadence Culture , LifeAtCadence

Verification

UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC

For ages, Ethernet has been the backbone of networking — starting from simple web…

• 2 min read
Verification IP , artificial intelligence , Ethernet VIP , Functional Verification , VIP , UEC , machine learning , Ethernet , Hyperscalers

Digital Design

Clock Tree Synthesis (CTS): The Backbone of Physical Design

In the intricate world of digital design, timing is everything. At the heart of this…

• 4 min read
EDI , online courses , HT Algorithme , STA , Cadence Online Support , training , Logic Design , training bytes , clock tree synthesis , Digital Implementation , Innovus , SDC , skew , online training , clock gating

Digital Design

EDA Unplugged: The Behind-The-Scenes Bloopers of Chip Design

Welcome to the binge-worthy series you didn't know you needed—"EDA: Silicon, Security…

• 4 min read
videos , online courses , Electronic Design Automation , training bytes , Semiconductor , online training
CDNS - Fix Layout Hompage