Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
• 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Computational Fluid Dynamics

Simulate Wind Turbine Blade Aerodynamics Using High-Quality Automated Meshing

Dr. Galih Bangga, a scientist with a forte in wind energy research, from the Institute…

• 3 min read
CFD , Meshing Monday , Mesh metrics , Automated meshing , engineering , simulation software , Cadence Pointwise , Mesh Generation , Meshing

Breakfast Bytes

Sunday Brunch Video for 13th February 2022

https://youtu.be/_Rt6kAURffU Made in Rancho San Antonio County Park (camera Carey…

• less than a min read
sunday brunch

Breakfast Bytes

January Update

I realize that it is February, but I was sick late January and so I never wrote this…

• 5 min read
Intel , risc-v , NVIDIA , update , ARM , agriculture

Learning and Support

Webinar Invitation: Enhance your Design Power with Joules

Want to take a tour of this powerful power estimation tool and gear up so you understand…

• 2 min read
Cadence Support Portal , Cadence support , cadence learning and support

Breakfast Bytes

CadenceLIVE Silicon Valley 2022: You Can Be Part of the Event

CadenceLIVE Silicon Valley is scheduled for June 8 and 9, and currently it is planned…

• 1 min read
cadencelive

Computational Fluid Dynamics

Go Zero Emission with Plug-In Buoys for Ships

There has been persistent traffic in the American ports with tons of containers stacked…

• 2 min read
marine traffic , Mooring , shorepower , buoys , GHG emissions

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre 電圧ドメイン・チェック

Spectre®回路シミュレータは、過渡解析やその他の解析を実行することなく、典型的なセットアップや設計上の問題を特定することができる、スタティックまたはトポロジー…

• less than a min read
Spectre 21.1 , Analog Simulation , Spectre Circuit Simulator , japanese blog , Spectre X Simulator

Breakfast Bytes

DATE 2022 Now Fully Virtual

As you can tell from the title of my DATE 2022 preview post Save the DATE: Design…

• 1 min read
DATE , date 2022 , design and test europe

Verification

Optimizing CPU Time, TAT, and Disk Space using Cadence Xcelium Advanced Technologies…

Design for Testability (DFT) simulation is crucial to the SOC design process: rapid…

• 8 min read
System Design and Verification , PPA , Disk Space optimization , xcelium , HREF

Analog/Custom Design

Virtuoso ICADVM20.1 ISR23 and IC6.1.8 ISR23 Now Available

The ICADVM20.1 ISR23 and IC6.1.8 ISR23 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso RF , Layout EXL , Virtuoso Analog Design Environment , Virtuoso , ICADVM20.1 , IC Release Blog , Virtuoso Layout Suite , Custom IC , IC6.1.8 , Floorplanner , Allegro , ADE Assembler

Life at Cadence

4 Ways Computational Software Is Transforming System Design and Hardware Design

System and Hardware Design Strides and Challenges Electronics systems are changing…

• 7 min read
computational software

Breakfast Bytes

The Return of Breakfast Bytes

If you are an avid follower of Breakfast Bytes, and of course, you should be, you…

• 2 min read
covid

SoC and IP

High-Speed 112G Design and COM Dependencies

The design impairments such as SoC packaging, package-to-board impedance mismatch…

• 5 min read
high-speed , 112g , SerDes , SerDes IP , COM Dependencies , Log-Reach

Life at Cadence

Volunteering in Today’s World

Cadence recently announced its sixth Season of Giving. Giving back is a special part…

• 3 min read
Culture , Cadence Cares , cadence , giving back , Season of Giving , LifeAtCadence , life at cadence , volunteer , cadence emea

System, PCB, & Package Design 

System Analysis Knowledge Bytes: Tips for Accelerating Power Signoff in Chip-package…

This blog discusses PLOC grouping optimization which provides the flexibility in…

• 4 min read
Voltus IC Power Integrity Solution , Chip-package Co-analysis , PLOC GROUPING OPTIMIZATION , Sigrity XtractIM , PLOC

The India Circuit

Mentor Story: Roli Sinha - Cadence Scholarship Program

Introduced five years ago, the Cadence Scholarship Program is the flagship CSR program…

• 3 min read
CadenceCares , CadenceScholarshipProgram , cadence , Cadence India

Computational Fluid Dynamics

This Week in CFD

As my friend Brian says, "Something weekend this way comes." But first, it's time…

• less than a min read
CFD , webinars , Computational Fluid Dynamics , CFD Applications

Verification

Re-Timer – The Key for High-Speed Signal Transmission in USB4 Systems

The objective of USB4 protocol to achieve high speed signal transmission and thereby…

• 1 min read
Re-timer , USB4 VIP , VIP , usb4 , usb4 router

System, PCB, & Package Design 

ASCENT: 3 Reasons to Use Live BOM for Your Bill of Materials

A product is only as good as its components, which makes selecting good components…

• 3 min read
17.4 , LIVE BOM , 17.4-2019 , Allegro System Capture , Part Search , ASCENT , BOM , Schematic , Allegro
CDNS - Fix Layout Hompage