Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

NXP: Self-Driving Cars: What's the Payoff for Carmakers?

I recently attended NXP's Silicon Valley event called NXPConnect. Kurt Sievers, the…

• 9 min read
Automotive , autonomous driving , ADAS

Breakfast Bytes

Sunday Brunch Video for 30th June 2019

https://youtu.be/WhHvvmwE9Tw Made at Tsukuda Fruit Stand opposite building 9 (camera…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

IPC-2581标准相较于旧式通用标准的特点及优势

本文转载自Sierra Circuit网站： https://www.protoexpress.com/ 。 space 本文中，IPC-2581标准的全行业推进者Hemant…

• less than a min read
Chinese blog , ECAD , PCB设计 , 中文 , IPC-2581

定制IC芯片设计

Virtuosity: 运行计划中的新功能 - 第二部分

我在第一部分中写了关于Virtuoso ADE Assembler运行计划功能的最新增强功能。此博客继续关注自IC6.1.7 ISR15以来增加的其他增强功能。

• less than a min read
Chinese blog , ICADV12.3 , custom/analog , Virtuoso Analog Design Environment , calibration , Virtuoso , Run Plan , IC6.1.7 , Custom IC Design , Custom IC , IC6.1.8

Analog/Custom Design

Spectre Tech Tips: Spectre APS Save Overview - Part 2

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 6 min read
save statement , spectre aps , device terminal naming , subcktiprobes , device terminal calculation , ports , filter , time_window , exclude , depth , useprobes , subcktprobelvl , useterms , subckt , subcircuit terminal current calculation

Breakfast Bytes

Aerospace: the View from Paris

I was recently at the Paris Air Show. Despite it sounding like the sort of event…

• 4 min read

Breakfast Bytes

DAC: Digital Lunch Does Not Mean Finger Food

The Cadence lunch on Tuesday was the turn of digital with the panel set to consider…

• 6 min read
digital design , artificial intelligence , ml , deep learning , dl , machine learning , AI

Breakfast Bytes

DAC: Opening Lunchboxes and Closing Mixed-Signal Verification

The analog/mixed-signal lunch at DAC got moved to Monday this year, since we had…

• 7 min read
DAC , analog , mixed signal , 56dac , spectre x

The India Circuit

The 5G Revolution: Viewpoints from Qualcomm, NXP, and MediaTek

A few weeks ago, Cadence hosted an interesting panel discussion that talked about…

• 3 min read
5G , NXP Semiconductor , Cadence India , Qualcomm , mediatek

Whiteboard Wednesdays

Whiteboard Wednesdays – The Reason Why the Vision Q7 DSP Should be in Your Vision…

In this week’s Whiteboard Wednesdays video, Shrinivas Gadkari goes into great detail…

• less than a min read
Whiteboard Wednesdays , Vision Q7 DSP , SLAM

Analog/Custom Design

Virtuoso Meets Maxwell: Virtuoso RF Solution - Revolution Begins with a Common Goal…

I am traveling home from the heart of the revolutionary Boston, Massachusetts, where…

• 4 min read
SiP , VRF , Spectre RF , Virtuoso Meets Maxwell , Virtuoso RF , Virtuoso , System Design Environment , RF design , Custom IC Design , Custom IC , Allegro

Verification

Tales from DAC: A Meeting of Security's Heroes at the Accellera Luncheon (Part 2…

Welcome back to this account of the IP Security Panel at the Accellera Luncheon at…

• 6 min read
security , luncheon , DAC 2019 , Panel , Accellera

System, PCB, & Package Design 

IC Packagers: The Spaces Between Your Dies

Die stacks are starting to look more like skyscrapers every year. If your packages…

• 4 min read
IC Packaging , APD , SiP Layout

Breakfast Bytes

12% Is Not Enough: Women in Engineering

At CDNLive EMEA, there was a Women's track and the first presentation was by Elizabeth…

• 4 min read
women's engineering society , STEM , CDNLive , CDNLive EMEA

System, PCB, & Package Design 

BoardSurfers - Aerials and Bails: Take a Walk on the Wild Side...with Auto-Roami…

We have had this question before, so it’s a good one to remind everyone of in case…

• 2 min read
APD , PCB Editor , SiP Layout

Life at Cadence

Cadence: A Great Place to Work—Asia

For the first time ever, Great Place to Work ranked Cadence as the #15 Best Place…

• 5 min read
Community , giving back , GPTW , great place to work

Academic Network

International Symposium on Physical Design 2019

The International Symposium on Physical Design (ISPD) contest is a well-known competition…

• 4 min read
ISPD , Academic Network , Innovus , ISPD 2019 Contest

Breakfast Bytes

Intel and PSS...and Simics, a Blast from My Past

One of the newest standards in verification is PSS, the Portable Stimulus Standard…

• 4 min read
Intel , DAC , Perspec , pss , portable stimulus standard

Verification

Tales from DAC: A Meeting of Security's Heroes at the Accellera Luncheon (Part 1…

Figure 1: The panel and crowd Citizens—the tech world is in trouble. With the ever…

• 5 min read
security , luncheon , DAC 2019 , Panel , Accellera
CDNS - Fix Layout Hompage