Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Design for AI and AI for Design

The semiconductor industry is experiencing a once-in-a-generation transformation…

Corporate
• 6 min read
Allegro X AI , featured , infrastructure ai , agentic ai , Integrity 3D-IC Platform

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Digital Design

ECO with Stratus HLS and the Digital Implementation Flow

For years chip designers have dealt with ECO’s when their source code was written…

• 4 min read
High-Level Synthesis , ECO , Conformal ECO Designer , Stratus , HLS

Breakfast Bytes

The Conway Disappearance Effect

Over Thanksgiving weekend, Lynn Conway sent me a link to an article that she'd written…

• 9 min read
mead and conway , lynn conway

Breakfast Bytes

IEDM: All About Interconnect

The first week of December means it is IEDM, the International Electron Devices Meeting…

• 11 min read
IBM , Samsung , transistor , cfaed , tuv dresden , IEDM

定制IC芯片设计

Virtuoso: 新序曲-Simulation Driven Routing 工具简介

总结（摘要）：新版的Virtuoso平台（*ICADVM18.1）提供了突破性的分析功能和创新性的仿真交互布线，用于更为更为强大，更为高效的设计，同时也为最先进的工艺技术提供了强有力的支持…

• less than a min read
Interactive Routing , EAD , Chinese blog , Virtuoso Next , Virtuoso Overture , Virtuoso New Design Platform , electrically aware design , Virtuoso Advanced Release , Simulation-driven interactive routing , Layout , Virtuoso , mixed signal , Custom IC Design , Custom IC

Breakfast Bytes

RISC-V: Real Products in Volume

I titled my preview of the RISC-V Summit RISC-V Summit Preview: Pascal or Linux?…

• 6 min read
Western Digital , risc-v , NXP , fadu , vega , Qualcomm , sifive

Breakfast Bytes

Sunday Brunch Video for 9th December 2018

https://youtu.be/M_d-K4yE_n4 Made on Cadence pathways (camera Sean) Monday: ICCAD…

• less than a min read

PCB、IC封装：设计与仿真分析

针对电气工程师的热管理基础——第四篇

作者：Lawrence Der 在热管理基础知识的 第一篇 中，我们讨论了电域和热域之间的二元性。 第二篇 中，我们研究了三种不同的热传输机制，并将它们与等效热阻相关联…

• less than a min read
PCB , 热 , Chinese blog , 热分析 , 温度 , 中文 , Sigrity , PowerDC , 传热 , 热基础

Breakfast Bytes

The Mother of All Demos

It is the 50th Anniversary on Sunday of a demo that took place on December 9th 1968…

• 5 min read
stanford research institute , doug engelbart , SRI , mother of all demos

Analog/Custom Design

Virtuosity: Designing a Row-Based Layout Methodology – Why does this Make Sense at…

At advanced nodes, the complexity and volume of design rules have been growing exponentially…

• 5 min read
ICADVM18.1 , Advanced Node , Virtuoso Placer , Virtuoso , Virtuosity , Custom IC Design , Virtuoso Layout Suite , Row-Based Placement

The India Circuit

One Cadence, One Team, One...

One Cadence, One Team, aaaanddd... One Family! This time of year sees all the India…

• 1 min read
GPTW , Family Day , Cadence India

Breakfast Bytes

Semiconductor 2018: Up and to the Right...But Memory Way Up

I was at a meeting of the ESD Alliance (probably still called EDAC back then) when…

• 5 min read
Intel , Memory , Micron , NVIDIA , SanDisk , Samsung , EDA , broadcom , Toshiba , ic insights , Semiconductor , Qualcomm , SK Hynix

Breakfast Bytes

Benedict's Christmas Present...ation: The End of the Beginning

Every year Benedict Evans of a16z does a "big" presentation on the future of mobile…

• 8 min read
benedict evans , Internet , a16z

Breakfast Bytes

Clayton Christensen on the Prosperity Paradox

Probably my favorite business book ever is Clayton Christensen's The Innovator's…

• 12 min read
clayton christensen , prosperity paradox , innovator's dilemma

Breakfast Bytes

ICCAD and Open-Source CAD

Every year in November it is ICCAD, officially the International Conference on Computer…

• 5 min read
woset , ICCAD , open source

Breakfast Bytes

Sunday Brunch Video for 2nd December 2018

https://youtu.be/0vF465hv62k Made in Cadence EBC (camera Sean) Monday: Neural Nets…

• less than a min read

Verification

Willamette HDL and Cadence Develop the Industry's First PSS Training Course for Perspec…

Cadence continues to be a leader in SoC verification and has expanded our industry…

• 1 min read
whdl , Perspec , perspec system verifier , willamette hdl , Accellera , pss , portable stimulus , Accellera PSS

PCB、IC封装：设计与仿真分析

针对电气工程师的热管理基础——第三篇

作者： Lawrence Der 在 热管理入门基础知识——第二篇 中，我们研究了三种不同的热传输机制，并将它们与等效热阻相关联。为了加深对热域的理解，此篇文章中我们将使用热阻的概念来建立一个系统的热等效网络…

• 1 min read
热 , Chinese blog , 热分析 , 温度 , 中文 , Sigrity , PowerDC , 传热 , 热基础

Verification

Veriest to Host Verification Meetup in Serbia Featuring Specman Macros

Veriest , a member of the Cadence Verification Alliance , is holding a series of…

• less than a min read
Specman , veriest , specman elite , verification

Breakfast Bytes

"GDPR Is an Enormous Regulatory Own Goal"

During the summer I was on Twitter when I saw a tweet from Benedict Evans. He is…

• 9 min read
dmca , Europe , YouTube , gdpr , venture capital
CDNS - Fix Layout Hompage