Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

DesignCon: Google on AI for Non-AI People

At the recent DesignCon, one of the keynotes was given by Google's Laurence Moroney…

• 5 min read
DesignCon , google , neural networks , designcon 2022 , AI

Breakfast Bytes

Earth Day: What Will It Take to Get to Carbon Neutrality by 2050?

It's Earth Day today. So let's take a look at what it would take to make everyone…

• 9 min read
solar , wind , earth day , energy

Verification

AMBA Distributed Translation Interface (DTI) for Arm System MMU

In ARM MMU-based systems, DTI protocol defines a standard way to communicate with…

• 1 min read
AMBA-DTI , AMBA VIP , AMBA Verification IP

カスタムIC／ミックスシグナル

Virtuosity: カスタムIC設計フロー／手法 – 回路図のキャプチャと回路シミュレーション

カスタム／ミックスドシグナル設計における現在の課題は、高速でシリコン精度の高い手法を持つことです。このブログ・シリーズでは、カスタムICの設計フローと手法の段階についてご紹介します…

• 1 min read
Virtuoso Schematic Editor , Analog Design Environment , custom/analog , ADE Explorer , Explorer , Analog Simulation , analog , Virtuoso Visualization and Analysis XL , ADE , Virtuoso Analog Design Environment , Spectre , Schematic Editor , ViVA , Virtuosity , ICADVM20.1 , AMS simulation , mixed signal , analog design , usability , japanese blog , Custom IC Design , Custom IC , IC6.1.8 , Assembler , Schematic , custom design technology , ADE Assembler

Breakfast Bytes

DesignCon: Bespoke Silicon

Something I've been writing about for literally years is the trend toward system…

• 7 min read
bespoke silicon , DesignCon , microsoft , system design , ARM , designcon 2022 , Ansys

Computational Fluid Dynamics

Fidelity CFD for Coupled CHT Simulation in ICEV

Coupled conjugate heat transfer (CHT) simulation using Fidelity CFD allows accurate…

• 3 min read
CFD , Automotive , thermal management , HVAC , Conjugate Heat Transfer , Pointwise , Fidelity CFD , engineering , simulation software , NUMECA , Meshing , ICEV

Digital Design

Voltus Voice: Simplifying Power Signoff for HPC Systems: Super-Charge your Power…

In the first post of our " Simplifying Power Signoff for HPC Systems" blog series…

• 4 min read
Silicon Signoff and Verification , Voltus IC Power Integrity Solution , Power Signoff , Cycle Accurate Power Estimation , Event-Based Power Analysis , Power Analysis

Breakfast Bytes

The Latest Addition to the Tensilica Family Is a Baby Neural Network Engine

Increasingly, AI processing is being done on-device rather than uploading to the…

• 2 min read

RF /マイクロ波設計

μWaveRiders:Cadence Microwave Office レイアウトのヒントとコツ

AWR Design Environmentのヒントとコツのシリーズの6番目であるこのブログは、設計レイアウトを高速化するためのCadence Microwave…

• 1 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , Tips/Tricks , Layout , RF design , Layout design , microwave office , japanese blog

RF Engineering

μWaveRiders: Cadence Microwave Office Layout Tips and Tricks

The sixth in the series of AWR Design Environment Tips and Tricks, this blog highlights…

• 5 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , Tips/Tricks , Layout , RF design , Layout design , microwave office

Breakfast Bytes

Fidelity CFD Software

This morning Cadence announced Fidelity CFD Software, a new generation of performance…

• 3 min read
CFD , Pointwise , Computational Fluid Dynamics , fidelity , NUMECA

Breakfast Bytes

Sunday Brunch Video for 17th April 2022

https://youtu.be/znZI5VUhQzc Made at San Jose Rose Garden (camera Carey) Monday…

• less than a min read
sunday brunch

Digital Design

Floorplanning Frustrations Got You Down? Help Is on the Way!

This post describes a channel of videos created to show how to floorplan a design…

• less than a min read
Floorplanning , Innovus

Breakfast Bytes

What Is a Lagrange Point in Space? And DALL·E 2

Monday is another Cadence recharge day, and Breakfast Bytes will not appear. It is…

• 6 min read
lagrange points , dall-e 2 , space , openai

Breakfast Bytes

Will the Semiconductor Industry Reach $1T by 2030?

I'm going to summarize the case for "yes" from McKinsey & Co, and the case for "it…

• 5 min read
DesignCon , semiconductor industry , growth rate

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre回路シミュレータでのDSPFポストレイアウトネットリストの使用

DSPFは、様々なネットリストフォーマットの１つで、Spectre®を含むEDAツールで、トランジスタレベルでのレイアウト後の抽出されたデザインを表現するために使用されます…

• 1 min read
spectre aps , post-layout simulation , EMIR Analysis , EMIR Simulation , DSPF , netlist , Spectre , japanese blog , Spectre X Simulator , EMIR

Computational Fluid Dynamics

ASME Turbo Expo 2022 Focuses on a Carbon-Neutral Future by 2050

This year's ASME Turbo Expo Conference aims to accelerate the transition of the energy…

• 1 min read
CFD , turbomachinery , Computational Fluid Dynamics , fluid dynamics , Turbo , simulation

Academic Network

BarCamp at DATE 2022

It is still a time of online conferences, unidirectional presentations, hardly any…

• 2 min read
DATE , conference , Cadence Academic Network , BarCamp , virtual reality

System, PCB, & Package Design 

Training Insights: Bridging the Gap Between Design and Analysis with Sigrity Aur…

Join Cadence Training and Principal Application Engineer Vladimir Papic for this…

• 3 min read
IDA , Sigrity Aurora , Power Integrity , Signal Integrity , Topology Explorer , Training Insights , Sigrity , Allegro PCB Editor
CDNS - Fix Layout Hompage