Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan
• less than a min read
news story , featured , Cadence Culture , japanese blog

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Virtuosity: What if I Want to Disable the Filtered Corners?

You'll now be an expert at using the Corner Filters in Virtuoso ADE Assembler and…

• 4 min read
Corners , ADE Explorer , filter , Filtering , ADE , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , Virtuosity , Custom IC Design , Custom IC , ADE Assembler

The India Circuit

A Long Way From The 80's: New Kids On The Technology Block

I was cruising through Facebook today and saw a video posted by George Takei Presents…

• 3 min read
Government of India , Amrita Vishwa Vidyapeetham , RayBaby , Indian elections , prosthetic , electronic voting machine

Breakfast Bytes

Hennessy and Patterson Receive the 2018 Turing Award

The 2018 Turing Award, informally the Nobel prize in Computer Science, has been awarded…

• 5 min read
risc-v , hennessey , MIPS , patterson , RISC

System, PCB, & Package Design 

Some Don't Like It Hot: Thermal Model Exchange

Engineers today are faced with complex as well rapid design changes that require…

• 2 min read
CFD , neutral file format , electrical-thermal co-simulation , Sigrity , thermal , PowerDC

Breakfast Bytes

Tools and Processors for Computer Vision...and the Summit

When I was at embedded world in Nuremberg recently, I ran into Jeff Bier, the head…

• 3 min read
Embedded Vision Summit , Embedded Vision Alliance , Tensilica , vision , neural networks

Whiteboard Wednesdays

Whiteboard Wednesdays - Doing More With Less—Software GPS and Tensilica Processors…

In this week’s Whiteboard Wednesday video, Tom Hackett describes a theoretical IoT…

• less than a min read
Whiteboard Wednesdays , sensor , IoT , Tensilica

Verification

What’s Hot in Verification at this Year’s CDNLive? It’s Portable Stimulus Again!

CDNLive is a user conference, and verification is one of the largest categories of…

• 2 min read
CDNLive , Perspec , pss , portable stimulus

Breakfast Bytes

What's For Breakfast? Video Preview April 2nd to 6th 2018

https://youtu.be/r6ctqTVCoH0 Coming from deep in space (camera Sean) Monday: SEMICON…

• less than a min read
Standard Cell , alphago , China , alphazero , semicon , 3nm , imec , SPIE , 2001

Breakfast Bytes

EDA: Not Like Household Products

I wrote recently about why EDA sales are not like semiconductor equipment sales,…

• 6 min read
EDA , demand creation , marketing

Breakfast Bytes

In Other News, 100 People Were Killed by Cars Driven by People

You probably heard that last week, a woman was killed in Phoenix by a driverless…

• 6 min read
Automotive , uber , autonomous vehicles

Breakfast Bytes

EDA: Not Like Semiconductor Equipment

It was SEMICON China last week, and I've written a couple of posts about it this…

• 6 min read
sales , semiconductor equipment , Emulation , marketing

Breakfast Bytes

Ajit and the History of SEMI

At SEMICON China, there was a press briefing with Ajit Manocha, the CEO of SEMI,…

• 6 min read
semicon china , semi , ajit manoja

Analog/Custom Design

Virtuoso IC6.1.7 ISR18 and ICADV12.3 ISR18 Now Available

The IC6.1.7 ISR18 and ICADV12.3 ISR18 production releases are now available for download…

• 2 min read
IC , ICADV12.3 , ADE , Layout , Virtuoso , Virtuosity , IC6.1.7 , Custom IC Design , Custom IC

Breakfast Bytes

What's For Breakfast? Video Preview March 26th to 30th 2018

https://youtu.be/dYLZaBsYBbA Coming from the Cadence cafeteria (camera Sean) Monday…

• less than a min read
Automotive , Embedded Vision Summit , 3nm , EDA , imec , Tensilica , vision , 5nm , innovator's dilemma

Breakfast Bytes

"Lick" Licklider, Unsung Hero of US Computer Science

During the war, there was a lot of computer technology developed in all of UK and…

• 5 min read
MIT , Stanford , Berkeley , cmu , lick licklider , PARC

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to the NVDIMM Standard

In this week's Whiteboard Wednesday video, Marc Greenberg discusses the benefits…

• less than a min read
Whiteboard Wednesdays , NVM , DDR , NVDIMM

Breakfast Bytes

SEMICON China: Is This China's Decade?

One of the presentations on the opening day of SEMICON China, here in Shanghai, was…

• 5 min read
China , Taiwan , korea , KLA-Tencor , Semiconductor , japan

Verification

App Note Spotlight: Streamline Your SystemVerilog Code, Part I

Welcome to a special multi-part edition of the App Note Spotlight, where we’ll be…

• 2 min read
SystemVerilog , Object Oriented Programming , Functional Verification , Optimize

Breakfast Bytes

CDNLive, the New Season

It's nearly April and so it is the start of the CDNLive season. This year there are…

• 2 min read
Tom Beckley , CDNLive , chris re , Lip-Bu Tan , CDNLive Silicon Valley
CDNS - Fix Layout Hompage