• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
Corporate 2 Oct 2025 • 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
Corporate 1 Oct 2025 • 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
Vinod Khera 28 Sep 2025 • 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 25 Sep 2025 • 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

  • All 6076
  • Corporate News 201
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 764
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 361
  • Data Center 39
  • Digital Design 427
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 413
  • System, PCB, & Package Design  986
  • Verification 1286
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays - 3 Market Forces Driving Commercial IP Adoption

In this week's Whiteboard Wednesdays video, Tom Hackett explains the 3 forces driving…

References4U 13 Jun 2017 • less than a min read
Design IP , Whiteboard Wednesdays , IP , interfaces

Breakfast Bytes

What's For Breakfast? Video Preview June 19th to June 23rd 2017

https://youtu.be/QtKiDx9yXAY Coming from the Staten Island Ferry NY (camera…

Paul McLellan 13 Jun 2017 • less than a min read
DAC , 54dac , Design Automation Conference

Breakfast Bytes

Samsung Foundry Forum: EUV

This is the second post on the second Samsung Foundry Day held recently. The first…

Paul McLellan 13 Jun 2017 • 5 min read
Samsung , samsung foundry , EUV , Breakfast Bytes

Analog/Custom Design

Virtuosity: I've Learned to Customize RTT Simulations...Bingo!

The Real-Time Tuning (RTT) assistant is one of the most powerful features of ADE…

Ashu V 12 Jun 2017 • 4 min read
Analog Design Environment , custom/analog , ADE Explorer , Explorer , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , Virtuosity , Custom IC Design

Breakfast Bytes

Samsung Foundry Forum: Roadmaps

I attended the second Samsung Foundry Forum. As seems to be traditional for foundries…

Paul McLellan 12 Jun 2017 • 4 min read
8nm , Samsung , samsung foundry , Qualcomm , 5nm , 7nm , 10nm , EUV , Breakfast Bytes

Verification

A Brief Introduction to Xcelium

Welcome to the XTeam blog! We are a team of bloggers dedicated to showcasing the…

XTeam 9 Jun 2017 • less than a min read
Low Power , digital mixed signal , Functional Verification , Multi-Core , xcelium , parallel simulation

Breakfast Bytes

Pre-Silicon Software Development with Protium and Palladium Platforms

We've already had CDNLive EMEA, but here is a look at a presentation from CDNLive…

Paul McLellan 9 Jun 2017 • 5 min read
debug , android , Protium , Palladium , embedded software , software development , linux , Breakfast Bytes

Breakfast Bytes

Schematic-Driven Simulation and Layout of Complex Photonic ICs

Photonics is transmitting data through fiber optic cables. As such, photonics is…

Paul McLellan 8 Jun 2017 • 5 min read
PhoeniX Software , Lumerical , silicon photonics , Virtuoso , photonics , Breakfast Bytes

Breakfast Bytes

Cadence at DAC

Yes, it's nearly here, the 54th Design Automation Conference in Austin, Texas (and…

Paul McLellan 7 Jun 2017 • 7 min read
DAC , Joe Costello , expert bar , Cadence Theater , 54dac , Denali Party , Accellera , cooley troublemaker panel , #54dac , pss , cadence lunches , Breakfast Bytes , portable stimulus standard

Whiteboard Wednesdays

Whiteboard Wednesdays - Von Neumann's 5 Bottlenecks and CCIX - Part 2

In this week's Whiteboard Wednesdays video, Tom Hackett completes the story of the…

References4U 6 Jun 2017 • less than a min read
Whiteboard Wednesdays , ccix

Breakfast Bytes

What's For Breakfast? Video Preview June 12th to June 16th 2017

https://youtu.be/oikFfm15nw8 Coming from Samsung@First (camera Sean) Monday…

Paul McLellan 6 Jun 2017 • less than a min read
kqed forum , embedded vision , Samsung , computer history museum , samsung foundry forum , EUV , FD-SOI

Digital Design

2017 Annual HLS Survey Results

As many of you know, Cadence (more correctly, “I”) recently performed an industry…

dpursley 6 Jun 2017 • 4 min read
High-Level Synthesis , survey , Stratus , HLS

Breakfast Bytes

Rowen: How to Start an Embedded Vision Company

The last presentation that I'll cover in its own post from this year's Embedded Vision…

Paul McLellan 6 Jun 2017 • 6 min read
Chris Rowen , Embedded Vision Summit , embedded vision , Tensilica , Breakfast Bytes

Breakfast Bytes

Bier Goggles: 1000X in 3 Years

Jeff Bier heads up the Embedded Vision Alliance (and, in his day job, he heads up…

Paul McLellan 5 Jun 2017 • 4 min read
Embedded Vision Summit , deep neural networks , Embedded Vision Alliance , BDTI , dnn , neural networks , Breakfast Bytes

Breakfast Bytes

Deep Understanding, Not Just Deep Vision

The keynote on the second day of the Embedded Vision Summit was by Jitendra Malik…

Paul McLellan 2 Jun 2017 • 10 min read
convolutional neural nets , dnn , neural networks , CNN , neural nets , Breakfast Bytes

Breakfast Bytes

Lifting the Veil on Hololens

The opening keynote at the Embedded Vision Summit in Santa Clara was by Marc Pollefeys…

Paul McLellan 1 Jun 2017 • 7 min read
hololens , microsoft , Embedded Vision Summit , Tensilica , vision , Breakfast Bytes

Breakfast Bytes

What's For Breakfast? Video Preview June 5th to June 9th 2017

https://youtu.be/C7nOhT8ey7g Coming from Cadence Cafeteria (camera Sean) …

Paul McLellan 31 May 2017 • less than a min read
DAC , 54dac , palldium , Protium , embedded vision , Embedded Vision Alliance , silicon photonics , #54dac , Design Automation Conference

Breakfast Bytes

Embedded Vision Summit: "It's a Visual World"

"It's a visual world," Tim Ramsdale of ARM said at one point in the recent Embedded…

Paul McLellan 31 May 2017 • 12 min read
embedded vision , deep neural networks , Tensilica , convolutional neural networks , neural nets , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - Vision C5 DSP: A Solution to Current Challenges and Trends…

In this week's Whiteboard Wednesdays video, Megha Daga talks about how Cadence did…

References4U 30 May 2017 • less than a min read
Whiteboard Wednesdays , convolutional neural networks
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information