Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Corporate News

Performance Cookbook for Arm: A Game-Changer for SoC Designers

We are excited to announce that the Performance Cookbook for Arm is now available…

• 2 min read
featured , ARM

System, PCB, & Package Design 

BoardSurfers: The SKILL Cheat Sheet: All You Need to Know About SKILL Language

Cadence SKILL scripting language can be used to automate a wide variety of tasks…

• 3 min read
PCB , BoardSurfers , PCB Editor , skill language , Allegro PCB Editor , SKILL , Allegro

Life at Cadence

DEI@Cadence: The Three T’s: Tajin, Trompos, and Tamales

Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified…

• 3 min read
inclusion , DEI , diversity , DEIatCadence

Digital Design

Training Insights — 3D-IC: What Is Silicon Interposer?

Moore’s Law is slowing down due to rising complexity with advanced nodes (such as…

• 3 min read
High-Level Synthesis , Silicon Signoff and Verification , 3D Heterogenous Integration , integration , package , online courses , C4 Bumps , Integrity 3D-IC Platform , 3D-IC , 2.5DiC , Latest Technologies , 3DIC , TSV , Cadence training , training bytes , Digital Implementation , TSVs , Innovus , moore's law , 3D-IC Technology , interposer , VLSI Design , 3D-IC High_Level_Presentation

Analog/Custom Design

Analog Layout – Wells, Taps, and Guard rings

There are key structures that are essential to the working of any MOSFET circuit…

• 6 min read

PCB、IC封装：设计与仿真分析

用于蜂窝式物联网应用的多波段有源天线调谐器

伴随每一代无线电技术的问世，都涌现出了新的服务和业务机会，引领了所谓的“第三次通信浪潮”。由 5G 和未来 6G 技术赋能的技术革新将为更多行业和社会新型服务提供支持…

• 2 min read
射频 , 5G , 微波 , Chinese blog , 移动通信 , awr , IoT , 物联网 , 天线 , 中文 , AWR Microwave Office , 平面电磁分析 , 通信 , 智能系统设计 , Clarity 3D Solver , 蜂窝式物联网 , AWR AXIEM 3D , 6G

PCB、IC封装：设计与仿真分析

汽车 EMC 问题一览

汽车 EMC 问题是仅次于尾气排放和交通噪音的第三大车辆污染形式。与传统的内燃机汽车相比，电动或混合动力汽车更容易受到汽车 EMC 问题的困扰。本文将探讨汽车常见…

• less than a min read
Chinese blog , EMI , Clarity 3D Transient Solver , FDTD , FEM , EMC , 中文 , 电磁仿真 , 系统分析 , 汽车 , 智能系统设计 , Clarity 3D Solver

カスタムIC／ミックスシグナル

Virtuoso Studio: デザイン、プランニング、解析 – コインの3つの側面、エピソード2

当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ…

• less than a min read
Virtuoso Studio , japanese blog , Custom IC Design , Virtuoso Layout Suite , Design Planning and Analysis , Floorplanner

Learning and Support

Cadence Welcomes New Member Sumedha IT to the Certified Training Partner Program

The semiconductor industry requires a highly skilled workforce and necessitates recent…

• 2 min read
Cadence training , Training Partners

Academic Network

Cadence on Campus - Carnegie Mellon University

Cadence continues to build strong relationships with academia to foster the next…

• 1 min read
Cadence Academic Network , Carnegie Mellon University , Future Innovators

Verification

Why Do You Need a Simulator-Friendly Debug Tool for UVM Debug?

UVM Testbench Today In 2011, UVM1.0 was introduced to the industry. It has already…

• 6 min read
uvm , debug , Testbench simulation , testbench , VerisiumDebug

PCB設計／ICパッケージ設計

PCB Westの来場者を驚愕させたCadenceの生成AIによるPCB設計ソリューション

By Patrick Davis and Amlendu Shekhar Choubey, Product Management Directors, PCB,…

• less than a min read
Allegro X AI , Generative AI , OrCAD , PCB design , OrCAD X , japanese blog , allegro x , Allegro

カスタムIC／ミックスシグナル

Virtuoso Studio: Navigator クエリを使用してデザインをよりよく整理

我々の新しいAIを活用したカスタムデザインソリューションである Virtuoso Studioは、我々の30年にわたる業界の知識とリーダシップを活用し、革新的な機能…

• less than a min read
Virtuoso Schematic Editor , Virtuoso Studio , Navigator , japanese blog , Navigator queries , IC23.1

カスタムIC／ミックスシグナル

Virtuoso Meets Maxwell: EMX Planar 3D Solverでのメッシュの確認

'Virtuoso Meets Maxwell'はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です…

• less than a min read
Cadence blogs , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , Virtuoso , EMX , japanese blog , Custom IC Design , Virtuoso Layout Suite , Custom IC

Computational Fluid Dynamics

Understand the Physics of Re-Entry Vehicles Using Numerical Modeling and Simulat…

Reproducing the atmospheric conditions of planets like Mars is challenging. To successfully…

• 4 min read
hypersonics , Pointwise , Computational Fluid Dynamics , Cadence Fidelity , Aerospace Engineering , Mars , simulation software , Numerical Methods , vehicle reentry

Analog/Custom Design

Virtuoso Studio IC23.1 ISR2 Now Available

Virtuoso Studio IC23.1 ISR2 production release is now available for download.

• 1 min read
Cadence blogs , Virtuoso Studio , IC Release Announcement blog , IC Release Blog , Cadence Community , IC23.1

Verification

Enhancing Network Security with MacSec: Protecting Ethernet Communications

The evolution of technology has led to a rapid increase in data transmission over…

• 2 min read
security , Automotive , Ethernet 800G , Verification IP , Ethernet VIP , Functional Verification , System Design and Verification , VIP , Ethernet standards , Automotive Ethernet , encryption , Ethernet , MacSec , Ethernet 400G , verification

System, PCB, & Package Design 

Advancing 112G SI/PI Techniques (Knowledge) by Catching the Advanced Signal Integrity…

If you missed the Signal Integrity Journal Advanced Signal Integrity Forum, broadcast…

• 2 min read
SI , PI , ddr5 , high-speed interconnect , Micron , chiplet , Apex , Multi-Chiplet Package , Power Integrity , Signal Integrity , 112g , system-level analysis , Sigrity , Signal Integrity Journal

RF Engineering

Designing a 30MHz to 1000MHz 10W GaN HEMT Power Amplifier

By David Vye, Senior Product Marketing Manager, AWR, Cadence When designing multi…

• less than a min read
featured , AWR Design Environment , Power amplifier , RF design , microwave office
CDNS - Fix Layout Hompage