Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan
• less than a min read
news story , featured , Cadence Culture , japanese blog

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Re-Timer – The Key for High-Speed Signal Transmission in USB4 Systems

The objective of USB4 protocol to achieve high speed signal transmission and thereby…

• 1 min read
Re-timer , USB4 VIP , VIP , usb4 , usb4 router

System, PCB, & Package Design 

ASCENT: 3 Reasons to Use Live BOM for Your Bill of Materials

A product is only as good as its components, which makes selecting good components…

• 3 min read
17.4 , LIVE BOM , 17.4-2019 , Allegro System Capture , Part Search , ASCENT , BOM , Schematic , Allegro

PCB、IC封装：设计与仿真分析

PCB 的 DDR4 布线指南和 PCB的架构改进

计算机领域总是在持续不断地进步，始终有发展变化和更新迭代等待着我们去体验和探索。从头开始打造一台新的 PC 是一种令人愉悦的体验，有新一代标准时更是如此。说到这里…

• 1 min read
Chinese blog , DDR4 , 布线 , PCB设计 , Layout , 中文 , Allegro

Academic Network

Introducing DATE 2022 Young People Program

The DATE conference , the biggest EDA conference in Europe will find place 14-23…

• 3 min read
opdk , DATE , Career Fait , 2Horizons , Career Forum , Young People Program , DATEBarCamp

The India Circuit

DVCON India 2021 - A Quick Summary

Another DVCon India, the ‘Mecca’ for Design and Verification Engineers, took place…

• 3 min read
DVCon India , Cadence Protium , Cadence Palladium , Cadence Xcelium ML , Cadence Xcelium

Life at Cadence

Attain Functional Safety with the Midas Safety Platform

The rapid increase in innovations such as ADAS, lidar, radar, and automation has…

• 7 min read
Safety Solution , Automotive , functional safety , midas , FMEDA , ISO 26262 , ADAS , Safety Compliance

Analog/Custom Design

Spectre Tech Tips: Spectre Voltage Domain Check

This blog introduces you to the static voltage domain check in the Spectre circuit…

• 3 min read
Spectre 21.1 , Analog Simulation , Spectre Circuit Simulator , Spectre X Simulator

Computational Fluid Dynamics

February Is the Month for CFD Webinars - Register Today

In place of This Week in CFD (gotta pay them bills) I shared today overviews of the…

• less than a min read
CFD , automotive engineering , Aerospace , webinars , Pointwise , Computational Fluid Dynamics , Omnis

Life at Cadence

Functional Safety Solutions - How Hailo Ensured ISO 26262 ASIL-B (D) Compliance for…

Safety is critically important across the automotive, industrial, and aerospace and…

• 3 min read
Automotive , functional safety , cadence , Safety , midas , iso26262 , ADAS

System, PCB, & Package Design 

ASCENT: Training Insights: Connecting System Architecture Design and Implementat…

Today we take a break from our regular posts on Allegro System Capture features and…

• 3 min read
17.4 , webinar , 17.4-2019 , Design Reuse , Training Insights , Constraints , Allegro System Capture , ASCENT , Schematic , Allegro

RF /マイクロ波設計

μWaveRiders:Cadence AWR Design Environment の高度なカスタマイズのヒントとコツ

Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題はCadence AWR Design…

• 1 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , AWR customization , Tips/Tricks , RF design , microwave office , japanese blog , customization , scripting , Visual System Simulator(VSS)

RF Engineering

μWaveRiders: Cadence AWR Design Environment Advanced Customization Tips & Tricks

The AWR Design Environment is highly customizable. Advanced customization options…

• 5 min read
RF Simulation , Circuit simulation , AWR Design Environment , awr , AWR customization , Tips/Tricks , RF design , microwave office , Visual System Simulator (VSS) , customization , scripting

Digital Design

Is your Compression Technique Unified? Wanna Explore?

Scan compression is critical for addressing the rapid rise of test costs without…

• 1 min read
scan , DFT , compression , Genus , Synthesis

System, PCB, & Package Design 

BoardSurfers: An Introduction to Dimensioning in Allegro PCB Editor

With boards becoming more complex and lightweight at the same time, designing and…

• 2 min read
17.4 , Manuafacturing , BoardSurfers , Layout , 17.4-2019 , PCB design , Allegro PCB Editor , Allegro

Computational Fluid Dynamics

From EDA to SDA – The Emergence of Intelligent System Design Automation

Technology innovation is continually transforming our user experience and disrupting…

• 6 min read
CFD , EDA , Computational Fluid Dynamics , system design

Computational Fluid Dynamics

This Week in CFD

Here are a few teasers for what you'll find in this week's round-up of CFD news and…

• less than a min read
CFD , Pointwise , Computational Fluid Dynamics , Omnis

Computational Fluid Dynamics

DoE INCITE Award for Cadence CFD

We are very excited to be part of a team selected for a Dept. of Energy INCITE Award…

• 1 min read
CFD , Aerospace , Pointwise , Computational Fluid Dynamics , fluid dynamics , high-order , HPC , Mesh Generation , LES

Breakfast Bytes

PCIe 6.0 Standard Ratified...and Cadence's Implementation

The big news about PCIe 6.0 is that the specification has been released by the PCI…

• 6 min read
pcie 6 , PCIe , pcie version 6.0

Breakfast Bytes

Tensilica Security

2021 was famous for some of the worst security issues (accompanied by obligatory…

• 4 min read
security , Tensilica , Xtensa , beyond semiconductor
CDNS - Fix Layout Hompage