Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

The Economist on Silicon Supremacy

A couple of weeks ago, the cover story of The Economist was Chip Wars: China, America…

• 12 min read
China , The Economist

Analog/Custom Design

Virtuosity: Doing Placement in a Row-Based Environment

At advanced nodes, Virtuoso provides the capability of defining row templates and…

• 5 min read
ICADVM18.1 , Advanced Node , Virtuoso Placer , Virtuoso Layout Suite , Custom IC , Row-Based Placement

Analog/Custom Design

Virtuosity: What Did I Miss in Virtuoso Visualization and Analysis and ADE during…

Maybe you've been stuck on a project that used an older version of Virtuoso, maybe…

• 7 min read
ICADV12.3 , ADE Explorer , Virtuoso , ViVA , IC6.1.7 , Custom IC Design , ADE Assembler

Breakfast Bytes

CES Preview

It's nearly January so it is nearly the Consumer Electronics Show in Las Vegas, which…

• 4 min read
hifi 5 , vison q6 , dna 100 , Consumer Electronics Show , CES , Tensilica

Breakfast Bytes

Sunday Brunch Video for 16th December 2018

https://youtu.be/izP9iUskcXQ Made at the Cadence Marketing Holiday Party (camera…

• less than a min read
Automotive , risc-v , lidar , radar , vision , lynn conway , IEDM

PCB、IC封装：设计与仿真分析

PCB设计团队如何在布线之前发现并解决信号完整性问题

PCB设计团队面临的一个主要挑战是如何确保设计的按时签发。由于信号完整性工程师通常只能在设计周期的后期发现问题并提出更改要求，设计师们于是不得不一遍又一遍地重复设计…

• less than a min read
PCB , SI , Chinese blog , PCB设计 , 中文 , Sigrity , 预布线设计 , 信号完整性 , Allegro

Computational Fluid Dynamics

A2V: Modeling Aerodynamics Lift for Workboats and Commercial Passenger Vessels in…

Author: Lionel Huetz, CEO, Advanced Aerodynamic Vessels, France Advanced Aerodynamic…

• 3 min read

Breakfast Bytes

Automotive Sensors: Cameras, Lidar, Radar, Thermal

Yesterday I wrote a sort of overview of the Cadence Automotive Summit that took place…

• 9 min read
Automotive , embedded vision , lidar , radar , ISO 26262 , automotive summit

Breakfast Bytes

Breakfast Buffet for November 2018

https://youtu.be/SxGTX1reCVw The three highlighted posts for November were: Diwali…

• less than a min read
breakfast buffet , tpu , google , photonics , PCB design

Digital Design

2018 Annual HLS Survey Results

Earlier this year, we performed the annual high-level synthesis (HLS) industry survey…

• 2 min read
High-Level Synthesis , 5G , survey , machine learning , Stratus , HLS

Breakfast Bytes

Automotive Summit: The Road to an Autonomous Future

Before Thanksgiving, Cadence held an Automotive Summit. I was going to dive into…

• 6 min read
Automotive , functional safety , lidar , radar , camera , ISO 26262

定制IC芯片设计

Virtuoso: 新序曲—针对高频产品设计的Virtuoso RF解决方法

最新发布的Advanced Methodology Virtuoso (ICADVM18.1) 引入了Virtuoso RF 解决方法，用户可以利用新的封装设计功能在Virtuoso…

• less than a min read
Chinese blog , Cadence blogs , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , VRF , Virtuoso Schematic XL , VMT , vsdp , RF design , Custom IC Design , Virtuoso Layout Suite XL

Digital Design

ECO with Stratus HLS and the Digital Implementation Flow

For years chip designers have dealt with ECO’s when their source code was written…

• 4 min read
High-Level Synthesis , ECO , Conformal ECO Designer , Stratus , HLS

Breakfast Bytes

The Conway Disappearance Effect

Over Thanksgiving weekend, Lynn Conway sent me a link to an article that she'd written…

• 9 min read
mead and conway , lynn conway

Breakfast Bytes

IEDM: All About Interconnect

The first week of December means it is IEDM, the International Electron Devices Meeting…

• 11 min read
IBM , Samsung , transistor , cfaed , tuv dresden , IEDM

定制IC芯片设计

Virtuoso: 新序曲-Simulation Driven Routing 工具简介

总结（摘要）：新版的Virtuoso平台（*ICADVM18.1）提供了突破性的分析功能和创新性的仿真交互布线，用于更为更为强大，更为高效的设计，同时也为最先进的工艺技术提供了强有力的支持…

• less than a min read
Interactive Routing , EAD , Chinese blog , Virtuoso Next , Virtuoso Overture , Virtuoso New Design Platform , electrically aware design , Virtuoso Advanced Release , Simulation-driven interactive routing , Layout , Virtuoso , mixed signal , Custom IC Design , Custom IC

Breakfast Bytes

RISC-V: Real Products in Volume

I titled my preview of the RISC-V Summit RISC-V Summit Preview: Pascal or Linux?…

• 6 min read
Western Digital , risc-v , NXP , fadu , vega , Qualcomm , sifive

Breakfast Bytes

Sunday Brunch Video for 9th December 2018

https://youtu.be/M_d-K4yE_n4 Made on Cadence pathways (camera Sean) Monday: ICCAD…

• less than a min read

PCB、IC封装：设计与仿真分析

针对电气工程师的热管理基础——第四篇

作者：Lawrence Der 在热管理基础知识的 第一篇 中，我们讨论了电域和热域之间的二元性。 第二篇 中，我们研究了三种不同的热传输机制，并将它们与等效热阻相关联…

• less than a min read
PCB , 热 , Chinese blog , 热分析 , 温度 , 中文 , Sigrity , PowerDC , 传热 , 热基础
CDNS - Fix Layout Hompage