• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
Reela Samuel 2 Sep 2025 • 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 27 Aug 2025 • 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
Corporate 21 Aug 2025 • 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
Vinod Khera 31 Jul 2025 • 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

  • All 6047
  • Corporate News 192
  • Life at Cadence 199
  • Academic Network 166
  • Analog/Custom Design 761
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 359
  • Data Center 39
  • Digital Design 425
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 407
  • System, PCB, & Package Design  982
  • Verification 1284
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

定制IC芯片设计

Virtuosity:Modgen简介

半导体行业的飞速发展导致对模拟版图自动化的需求不断增长。模拟电路通常使用current mirrors和 differential pairs的结构,其中器件特性的分组和匹配至关重要…

Aneesh Shastry 13 Oct 2019 • 1 min read
EAD , Chinese blog , Modgen On Canvas , MODGEN , automation , Automatic Placement , module generation , Module Generator , Layout , Custom IC Design , modgens , Virtuoso Layout Suite , Virtuoso Layout Suite XL

Breakfast Bytes

Sunday Brunch Video for 13th October 2019

https://youtu.be/8BM28qwHyUk Made at Arm TechCon (camera Randy Smith) Monday: What…

Paul McLellan 13 Oct 2019 • less than a min read
Breakfast Bytes

PCB、IC封装:设计与仿真分析

5G系统的PCB材料和设计要求

即将到来的5G时代迫使设计师对于移动设备和物联网设备的PCB设计进行着重新思考。这些5G系统将使大多数消费者的设备运行速率达到新高度。当我们对电路板提出通信要求时…

SDA China 11 Oct 2019 • less than a min read
5G , RF , Chinese blog , 系统设计 , PCB Designer , PCB设计 , 中文

Breakfast Bytes

Sensor Fusion and ADAS in TSMC Automotive Processes

At the recent TSMC OIP Symposium, Cadence's Tom Wong presented Sensor Fusion and…

Paul McLellan 11 Oct 2019 • 4 min read
OIP , Automotive , sensor fusion , TSMC , lidar , radar , Tensilica , vision , camera , ADAS

Breakfast Bytes

The Economist on RISC-V and Indian Semiconductors

Our industry is difficult to understand. Most of us resort to imperfect analogies…

Paul McLellan 10 Oct 2019 • 8 min read
risc-v , The Economist , CDNLive India , India

Analog/Custom Design

Virtuosity: Device-Level Routing for Advanced Nodes—Tree Route Flow

This is the last blog in the Virtuoso Device-level routing blog series and completes…

Parula 9 Oct 2019 • 4 min read
tree routing , structured routing , ICADVM18.1 , Virtuoso Space-based Router , mesh routing , Layout EXL , trunk-to-trunk mesh , Mixed-Signal , Tree Route , Layout Suite , trunk creation , Generate Trunk , Custom IC Design , Virtuoso Layout Suite , Custom IC

Breakfast Bytes

The First Woman to Receive the Kaufman Award

Mary Jane Irwin just got back from a cruise around the Greek islands with her husband…

Paul McLellan 9 Oct 2019 • 5 min read
Kaufman Award

定制IC芯片设计

Virtuosity:Automated Device Placement and Routing — 基于 WSP 的树型设备布线

此博客概述了 Virtuoso Automated Device Placement and Routing解决方案的最后一步。在本博客中,我将介绍Automated…

Sravasti 9 Oct 2019 • less than a min read
automatic routing , Chinese blog , tree routing , Automated Device Placement , ICADVM18.1 , EXL , Automated Device-Level Placement , VPR , Automatic Placement , Virtuoso Placer , Auto Device P&R , Auto P&R , Tree Route , Virtuoso , Virtuosity , Virtuoso Placement , Placement , Custom IC Design , space based router , Virtuoso Layout Suite EXL , Virtuoso Layout Suite

定制IC芯片设计

Virtuosity:自动设备放置和布线*基础层填充插入

欢迎回到我在Virtuoso Automated Device Placement and Routing 系列的下一篇文章。在advanced nodes上,在运行放置器后…

Sravasti 9 Oct 2019 • less than a min read
automatic routing , device fill , Chinese blog , device fills , Cadence blogs , Automated Device Placement , ICADVM18.1 , Virtuoso Advanced Release , Automated Device-Level Placement , Automatic Placement , Advanced Node , Virtuoso Placer , Auto Device P&R , Layout EXL , Auto P&R , Virtuoso , Virtuosity , Virtuoso Placement , fills , base layer fill , Custom IC Design , Virtuoso Layout Suite , Custom IC

Whiteboard Wednesdays

Whiteboard Wednesdays - The Need for Electro-Thermal Co-simulation

In this week's Whiteboard Wednesdays video, Tom Hackett explains the need for electrical…

References4U 8 Oct 2019 • less than a min read
CFD , Celsius Thermal Solver , Whiteboard Wednesdays , 3D IC , FEM , Computational Fluid Dynamics , Thermal Analysis , finite element analysis , FEA

Academic Network

4th Tensilica Day(s!) in Hannover: Doubling the Days, Doubling the Fun

The popularity of the Tensilica day events in previous years (last year's presentations…

Aspa Karanasiou 8 Oct 2019 • 3 min read
Leibniz Universität Hannover , Cadence Academic Network , academic workshop , academia , EDA , Tensilica , ADAS , neural networks

System, PCB, & Package Design 

IC Packagers: Undoing Your Custom SKILL Commands

Today, we’ll talk about something simple but still important. For all of you who…

Tyler 8 Oct 2019 • 3 min read
APD , SiP Layout , SKILL

Academic Network

First Ever China Integrated Microsystem Simulation and Modeling Master Thesis Co…

Cadence Academic Network was the exclusive sponsor of the first ever China Integrated…

Tracy Zhu 8 Oct 2019 • 1 min read
university , Cadence Academic Network , academia , Academic Network , university program

Breakfast Bytes

It's Ada Lovelace Day Today

The second Tuesday in October is Ada Lovelace Day (ALD). This is not just a day to…

Paul McLellan 8 Oct 2019 • 6 min read
analytical engine , ada , ada lovelace , Babbage

Analog/Custom Design

Virtuoso Meets Maxwell: Package PDK in Virtuoso! How Is it even possible!? (Part…

You heard it right! Virtuoso now supports Package and Board level designs; therefore…

VRF Knight 7 Oct 2019 • 4 min read
SiP , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF , Layout EXL , Package Design in Virtuoso , Electromagnetic analysis , Virtuoso , RF design , Custom IC Design , Allegro

Breakfast Bytes

What Is Quantum Supremacy?

There are rumors that Google has achieved quantum supremacy. According to Scott Aaronson…

Paul McLellan 7 Oct 2019 • 4 min read
quantum computing , IBM , quantum supremacy , google

Breakfast Bytes

Sunday Brunch Video for 6th October 2019

https://youtu.be/zEmNTM72GYE Made at Sawyer Camp Trail (camera Carey Guo) Monday…

Paul McLellan 6 Oct 2019 • less than a min read
sunday brunch

Academic Network

Student Story: Min-Chun's Contribution to Cell-Aware Test

Let me introduce myself. My name is Min-Chun Hu, a master student majoring in electrical…

Kira Jones 4 Oct 2019 • 2 min read
Cadence interns , Interns , Cadence Academic Network , pegasus , modus , imec , Spectre , Quantus

PCB、IC封装:设计与仿真分析

关于PCB设计倒角需要了解的一切

将任意一个角落切掉,便能得到一个倒角。从儿童防护桌到泰姬陵的标志性外墙,人类通过倒角来解决与角相关的功能和美学问题由来已久。 使两个表面以90°以外的角度,尤其是45…

TeamAllegro 4 Oct 2019 • less than a min read
PCB , Chinese blog , PCB设计 , 中文 , Allegro PCB Editor , Allegro , 倒角
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information