• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
Reela 2 Sep 2025 • 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 27 Aug 2025 • 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
Corporate 21 Aug 2025 • 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
Vinod Khera 31 Jul 2025 • 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

  • All 6045
  • Corporate News 192
  • Life at Cadence 199
  • Academic Network 166
  • Analog/Custom Design 760
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 359
  • Data Center 39
  • Digital Design 424
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 407
  • System, PCB, & Package Design  982
  • Verification 1284
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

Breakfast Bytes

EDPS 2019: Efficient Design and Manufacturing

EDPS, the Electronic Design Process Symposium, took place on October 3 and 4 at SEMI…

Paul McLellan 21 Oct 2019 • 5 min read
electronic design process symposium , EDPS , ARM

PCB、IC封装:设计与仿真分析

如何创建最佳PCB叠层

当进行装修时,我们会发现选择材料时最好要咨询专家或者有经验的人。举例来说,也许装修类杂志推荐了一种非常昂贵的屋顶材料,但是当我们到当地的家装店询问后,发现当地的气候根本不需要这种极其耐用坚固的材料…

TeamAllegro 18 Oct 2019 • less than a min read
PCB , Chinese blog , PCB设计 , 中文 , Allegro PCB Editor , Allegro , 叠层

定制IC芯片设计

Spectre 技术小窍门:器件老化? 是的,即使是硅也会失效

作者:Moustafa Moham 虽然我们大多数人都希望我们的电子产品永远工作,但事实是这些产品有生命周期。大多数情况下,器件的寿命受到机械(开关,继电器)或热…

Meilin Zhang 18 Oct 2019 • less than a min read
Stress Analysis , Chinese blog , TDDB , nnative reliability analysis , PBTI , Spectre , reliability analysis , HCI , NBTI , reliability

定制IC芯片设计

Spectre 技术小窍门:如何使用 Spectre APS 在 ADE 中执行 EMIR 分析?

作者:Stefan Wuensche Spectre 技术小窍门是一个博客系列,旨在探索 Spectre® 的功能和潜力。除了深入了解 Spectre 的有用功能和优化改进之外…

Meilin Zhang 18 Oct 2019 • less than a min read
Chinese blog , spectre aps , Spectre EMIR , Virtuoso ADE , Spectre , EMIR , Voltus-Fi XL

Breakfast Bytes

Book: VLSI Design Methodology Development

There are lots of books on EDA, but many of them are academic texts about the algorithms…

Paul McLellan 18 Oct 2019 • 4 min read
tom dillinger , book

Analog/Custom Design

Virtuosity Webinar: Achieving Layout Success with Custom Design Planner and Design…

Enhance productivity with Design Planner and Design Intent. Attend our FREE one-hour…

sarahfino 18 Oct 2019 • 2 min read
custom design , Virtuoso Design Intent , training , webinar , Virtuoso , Virtuosity , Cadence Education Services , Custom IC Design , Design Planner

SoC and IP

Did You “Stress Test” Yet? Essential Step to Ensure a Quality PCIe 4.0 Product

The PCI-SIG finalized the PCIe 4.0 specification with doubling the data to 16GT/s…

William Chen 17 Oct 2019 • 2 min read
PCIe controller , Design IP , IP , PCIe Gen4 , PHY , IP design , PCIe , semiconductor IP , SerDes , PCIe PHY , PCI Express

Breakfast Bytes

Samsung: In SAFE Hands

Today is Samsung's SAFE Forum 2019 at their Samsung@First building on San Jose's…

Paul McLellan 17 Oct 2019 • 2 min read
samsung foundry , samsung foundry safe , 5lpe , 5nm , safe

Life at Cadence

Taking the Trip of a Lifetime

This year, I was excited to be one of 10 Cadence employees selected from 130 applicants…

TramN 16 Oct 2019 • 3 min read
Insights on Culture , Culture , Work that matters , giving back

Breakfast Bytes

Charlie Miller: Stopping Cars Being Hacked Instead of Hacking Them

The last day of Arm TechCon opened with Charlie Miller talking about Experiences…

Paul McLellan 16 Oct 2019 • 5 min read
security , Automotive , ARM Techcon

Analog/Custom Design

Virtuoso Video Diary: Record. Replay. Relax.

Want to record your work and replay it later? Want to automate things and save time…

Pallabi R 16 Oct 2019 • 2 min read
abstract generator , ICADV12.3 , ICADVM18.1 , Layout Suite , Virtuoso Video Diary , IC6.1.7 , Custom IC Design , Custom IC , IC6.1.8

Whiteboard Wednesdays

Whiteboard Wednesdays – Verification with Emerging Memory Models

In this week's Whiteboard Wednesdays video, David Peña discusses Cadence’s focus…

References4U 15 Oct 2019 • less than a min read
Whiteboard Wednesdays , Memory

SoC and IP

PCIe 3.0 Still Shines While PCIe Keeps Evolving

PCIe has been widely adopted in the electronics industry since its first debut in…

William Chen 15 Oct 2019 • 2 min read
USB 3.0 , Design IP , IP , USB Type-C , DisplayPort , PCIe , PCIe Gen3 , SerDes , USB 3.1

System, PCB, & Package Design 

IC Packagers: Optimize Display Settings for Faster Screen Redraws

While designing interposers and very high pin count device packages, as the number…

Tyler 15 Oct 2019 • 5 min read
PCB , APD , SiP Layout

Breakfast Bytes

Machine Learning in JasperGold

When I was in Tel Aviv for CDNLive Israel, I sat down with Ziyad Hanna to discuss…

Paul McLellan 15 Oct 2019 • 4 min read
Jasper User Group , Jasper

System, PCB, & Package Design 

DATA Pulse: Collaborate and Combine Forces – Allegro EDM Team Design

Working in an ECAD design team? Want to control access to certain design elements…

Auromala 14 Oct 2019 • 2 min read
allegro edm , Team design , PCB design

Breakfast Bytes

Arm TechCon: The Keynotes

Simon Segars opened Arm TechCon with a new look, having discovered that real men…

Paul McLellan 14 Oct 2019 • 6 min read
Automotive , ARM Techcon , Simon Segars , cloud , mobile , ARM

定制IC芯片设计

Virtuosity:Modgen简介

半导体行业的飞速发展导致对模拟版图自动化的需求不断增长。模拟电路通常使用current mirrors和 differential pairs的结构,其中器件特性的分组和匹配至关重要…

Aneesh Shastry 13 Oct 2019 • 1 min read
EAD , Chinese blog , Modgen On Canvas , MODGEN , automation , Automatic Placement , module generation , Module Generator , Layout , Custom IC Design , modgens , Virtuoso Layout Suite , Virtuoso Layout Suite XL

Breakfast Bytes

Sunday Brunch Video for 13th October 2019

https://youtu.be/8BM28qwHyUk Made at Arm TechCon (camera Randy Smith) Monday: What…

Paul McLellan 13 Oct 2019 • less than a min read
Breakfast Bytes
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information