Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

Top 10 Reasons to Go to DAC

The Design Automation Conference is coming up soon. It's in Las Vegas from June 2…

• 6 min read
DAC , cadence cloud

System, PCB, & Package Design 

IC Packagers: Create Daisy Chain Substrates in a Flash with Cadence SiP Layout

How do you go about testing your IC or package substrate when it comes to physical…

• 4 min read

Analog/Custom Design

Virtuoso Video Diary: The Next Big Thing — ADE Verifier Teams Up with Cadence vM…

Need to perform functional verification of a mixed-signal design? Using the connection…

• 3 min read
verifier , ICADVM18.1 , Functional Verification , Formalized Verification , vPlan , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso Video Diary , mixed-signal design , Custom IC Design , ADE Verifier , IC6.1.8 , vManager , verification

Breakfast Bytes

Samsung Process Roadmaps

Recently, Samsung held the third Samsung Foundry Forum (SFF) at the Marriott in Santa…

• 5 min read
Samsung , samsung foundry , samsung foundry forum , sff

SoC and IP

Designing for the Future - Managing the Impact of Moore's Law

With Moore’s Law, the industry assumes that when you go from one geometry to the…

• 3 min read
Design IP , IP , LPDDR , PCIe Gen4 , MIPI , USB , SerDes

Breakfast Bytes

Vision Q7 DSP: Real-Time Vision and AI at the Edge

At CDNLive EMEA, we announced the latest member of the Tensilica family at the press…

• 4 min read
vision Q7 , Tensilica

Whiteboard Wednesdays

Whiteboard Wednesdays - Featuring the new Tensilica Vision Q7 DSP IP for Vision and…

In this week’s Whiteboard Wednesdays video, Pulin Desai talks about the latest addition…

• less than a min read
Whiteboard Wednesdays , Vision Q7 DSP

Analog/Custom Design

Virtuosity: Did My Checks Pass or Did They Not Run?

If you've ever tried to run the Checks/Asserts flow in Virtuoso ADE Assembler and…

• 2 min read
ADE Explorer , Virtuosity , Custom IC Design , ADE Assembler

Breakfast Bytes

After Meltdown and Spectre

At the recent Linley Spring Microprocessor Conference, the second day's keynote was…

• 7 min read
meltdown , processor , Linley , Spectre

Digital Design

LIBERATE 19.2 Base Release Now Available

The LIBERATE 19.2 production release is now available for download at Cadence Downloads…

• 2 min read
Liberate AMS , Bolt Job Distribution , Liberate Release Blog , Cadence blogs , characterization , liberate trio , LIBERATE19.2 , Liberate LV , Health Incident Report , Liberate Variety , Liberate MX , Digital Implementation , Ascava Distillation , Liberate , Characterization Portfolio , Liberty , Leakage Power Management

Breakfast Bytes

Bob Smith on ESD Alliance, ES Design West...with Wine

I talked to Bob Smith recently about what's coming up in the world of the ESD Alliance…

• 4 min read
semicon , semi , es design west , esd alliance

Breakfast Bytes

Sunday Brunch Video for 12th May 2019

https://youtu.be/E61e34IbaRE Made at CDNLuve EMEA (camera Andrea Huse) Monday: Statistical…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

通过人工神经网络探讨信号完整性的未来

想象一下，如果电脑或机器人可以完成所有枯燥乏味的工作，我们就能享受生活、做更多有意义的事。这些绝对是许多学术界、工业界研究人员的愿望。工程师的最终梦想是，按下一个…

• 1 min read
SI , Chinese blog , 人工神经网络 , 中文 , Sigrity , SystemSI , 信号完整性

Digital Design

HLS Optimizations You Can't Do By Hand

In my previous blog post , I talked about the Quality-of-Results (QoR) that are achievable…

• 3 min read
High-Level Synthesis , Stratus , SystemC , HLS

Breakfast Bytes

150th Anniversary of the Transcontinental Railroad

150 years ago, technology meant railroads, not semiconductors. I mean, precisely…

• 4 min read
railroad

System, PCB, & Package Design 

Finally, A Certified and Correlated Reference Flow for Advanced Package Designs

As transistor device scaling gets closer and closer to physical limits, more and…

• 2 min read
advance packaging , Silicon-interposer 2.5D package-based test , reference flow , Samsung , CDNLive 2019 , package design , DesignCon 2019 , FO-PLP , Sigrity , CDNLive San Jose , Package signoff , Advanced Package design and sign-off reference flow

Analog/Custom Design

Virtuosity: The Top 3 Post-Layout Enhancements in Analog Design Environment

Have you ever wanted to sweep DSPF files across corners, plot terminal current and…

• 4 min read
ADE Explorer , post-layout , DSPF , Virtuoso Analog Design Environment , postlayout , Virtuosity , ADE Assembler

Breakfast Bytes

Intel at Linley

At the recent Linley Spring Microprocessor Conference, there were two presentations…

• 4 min read
Intel , Linley

Verification

Concurrent Actions in Specman: Part 2

In the previous blog: Concurrent Actions in Specman , we discussed the existing options…

• 4 min read
Specman , Specman/e , Specman e , concurrency , specman elite
CDNS - Fix Layout Hompage