• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Cadence licensing installation community hub

    System, PCB, & Package Design : Stay Future-Ready with Cadence Licensing and Installation Community Hub

    Renu Vibha
    Renu Vibha
    Staying ahead in PCB and IC Package design means being ready for the latest releases, which include enhanced features, evolved functionalities, and powerful improvements across the product suite. Cadence consistently delivers significant advancements...
    • 28 Oct 2025
  • Smarter, Longer, Cooler: Low-Power Flow for the Devices That Never Sleep

    Digital Design: Smarter, Longer, Cooler: Low-Power Flow for the Devices That Never Sleep

    sakshin
    sakshin
    Cadence’s Innovus Low-Power Flow v25.1 offers a comprehensive solution for implementing and optimizing low-power designs, addressing challenges like complex power architectures and power optimization across the design flow.
    • 28 Oct 2025
  • Accelerating System Design with Real-Time Simulation, Powered by AI Physics

    Corporate News: Accelerating System Design with Real-Time Simulation, Powered by AI Physics

    Corporate
    Corporate
    Rising demand for AI infrastructure is driving faster innovation and smarter use of resources throughout the design lifecycle. Accelerated computing shortens design and simulation cycles, as well as streamlines workflows and amplifies human crea...
    • 28 Oct 2025
  • Allegro X System Capture Design Reuse course

    System, PCB, & Package Design : Ascent: Training Insights: Smarter Design Reuse with Allegro X System Capture

    Priyadarshini N D
    Priyadarshini N D
    In today's fast-paced electronics industry, time-to-market is critical. Engineers face the constant challenge of delivering complex designs more quickly, with fewer errors, and under tighter constraints. This is where the concept of Design Reuse ...
    • 28 Oct 2025
  • Story of Preshita Parmar - Cadence Scholarship Program

    The India Circuit: Story of Preshita Parmar - Cadence Scholarship Program

    Asim Khan
    Asim Khan
    Preshita Parmar began to shape a life grounded in resilience and self-belief in the corridors of a hostel in Gujarat. The only child of her father—a hostel warden—Preshita lost her mother at a young age. Her father became her anchor, offe...
    • 27 Oct 2025
  • Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained

    Verification: Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained

    Felipe Goncalves
    Felipe Goncalves
    Introduction

    The Flit Sequence Number is a mechanism introduced in the PCIe 6.0 specification, accompanying the transition to Flit Mode operation. This enhancement supersedes the legacy transaction layer packet (TLP) sequence numbering, along with its associated acknowledgment and replay protocols.

    What Is a Flit Sequence Number?

    Historically, each TLP carried an explicit sequence number, which, while contributing to…

    • 23 Oct 2025
  • From Defects to Diagnostics: How DFT Transforms Chip Manufacturing

    Digital Design: From Defects to Diagnostics: How DFT Transforms Chip Manufacturing

    KShubham
    KShubham

    In today’s semiconductor industry, the complexity of integrated circuits (ICs) is skyrocketing. Ensuring these chips work flawlessly isn’t just a technical challenge, it’s a business necessity. This is where Design for Test (DFT) comes in, acting as the backbone of reliable, cost-effective chip manufacturing.

    What Is DFT?

    DFT refers to a set of design techniques that make it easier to test manufactured…

    • 23 Oct 2025
  • Virtuoso Studio IC25.1 ISR2 Now Available

    Analog/Custom Design: Virtuoso Studio IC25.1 ISR2 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    Virtuoso Studio IC25.1 ISR2 production release is now available for download.
    • 23 Oct 2025
  • Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch

    SoC and IP: Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch

    pulin
    pulin

    By Vijay Pawar of Cadence and Matthias Cremon of Meta

    Introduction

    Deploying PyTorch models on embedded devices, especially audio DSPs, presents unique challenges. To address these, Cadence and Meta have collaborated to create a robust, high-performance framework for deploying machine learning models on Cadence's Tensilica HiFi DSP family. By leveraging ExecuTorch and applying both graph-level and operator-level optimizations…

    • 22 Oct 2025
  • Innovation in Data Center Design and Operations: Highlights from Thésée Event

    Data Center: Innovation in Data Center Design and Operations: Highlights from Thésée Event

    Veena Parthan
    Veena Parthan
    The Thésée event brought together key partners like France Télévisions, Thésée, Cadence, and WattDesign to explore the real-world application of Cadence's digital twin technology.
    • 21 Oct 2025
  • North America Open Meeting

    Corporate News: Don’t Miss the 2025 North America Open Meeting!

    Corporate
    Corporate
    Join Visionaries, Discover Breakthrough Tech, and Power Your Next Big Idea Are you ready to push the boundaries of what's possible in engineering and product design? The world of manufacturing is evolving faster than ever—automation, digita...
    • 21 Oct 2025
  • Flutter Analysis: For Safer Air Travel

    Computational Fluid Dynamics: Flutter Analysis: For Safer Air Travel

    Veena Parthan
    Veena Parthan
    Recent aviation incidents, including a commercial plane crash attributed to a loss of climb performance shortly after takeoff, have sparked worries about flight safety. These events have brought attention to problems related to malfunctioning engines...
    • 16 Oct 2025
  • Mitigating Noise and Vibration with Optimal Damping Treatment Design

    Physical Systems Simulation (CAE): Mitigating Noise and Vibration with Optimal Damping Treatment Design

    Cadence MSC Software
    Cadence MSC Software
    This page was originally published as a part of Hexagon's Design and Engineering blog. Hexagon Design and Engineering is now a part of Cadence. Electrification and rising fuel prices lead automakers to focus on reducing component mass while mai...
    • 16 Oct 2025
  • Verification Without Limits: Speed Up Your Burst Simulation with Verisium Cloud

    Cloud: Verification Without Limits: Speed Up Your Burst Simulation with Verisium Cloud

    Anika Sunda
    Anika Sunda
    Even with the best tools and smart engineers, chip verification often experiences frustrating delays. The problem isn’t always bugs—it’s the hidden bottlenecks in infrastructure. Long queues, license limits, and compute shortages qu...
    • 15 Oct 2025
  • Faster Standard Cell Layout: Auto Place and Route with Virtuoso Layout Suite MXL

    Analog/Custom Design: Faster Standard Cell Layout: Auto Place and Route with Virtuoso Layout Suite MXL

    Sandeep O
    Sandeep O

    Are you still manually placing and routing standard cells, spending hours on repetitive tasks, and risking design inconsistencies? The VLANT4 Training Byte is here to change that.  

    The Challenge

    Standard cell layout design at advanced nodes demands precision, speed, and compliance with complex design rules. Manual layout methods often fall short, leading to longer design cycles and increased risk of errors.

    The Soluti…

    • 14 Oct 2025
  • Virtuoso Studio: Design Smarter and Verify Faster with iPegasus

    Analog/Custom Design: Virtuoso Studio: Design Smarter and Verify Faster with iPegasus

    JentilTom
    JentilTom
    Virtuoso Studio + iPegasus boost IC design with smart DRC, fill, and verification—delivering faster, signoff-quality results.
    • 14 Oct 2025
  • Students in a classroom

    Learning and Support: Welcoming ChipMango to the Cadence Certified Training Partner Program

    VNelson
    VNelson
    We are thrilled to announce that ChipMango has joined the Cadence Certified Training Partner Program! Since its inception in 2023, our program has been dedicated to bridging the gap between academia and industry by certifying third-party companies th...
    • 14 Oct 2025
  • Sigrity and Systems Analysis 2025.1 Release Now Available

    System, PCB, & Package Design : Sigrity and Systems Analysis 2025.1 Release Now Available

    SigrityReleaseTeam
    SigrityReleaseTeam
    The Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2025.1 release is now available for download at Cadence Downloads. This blog contains important links for accessing this release and introduces some of the main features that you can look forward to.
    • 14 Oct 2025
  • Accelerate Standard Cell Placement and Routing Using Virtuoso Layout Suite MXL

    Analog/Custom Design: Accelerate Standard Cell Placement and Routing Using Virtuoso Layout Suite MXL

    Sandeep O
    Sandeep O
    Why APR Is Essential for Standard Cell Design
    In the realm of custom IC design, Auto Place and Route (APR) is a cornerstone of physical implementation. For standard cell designs, APR automates the placement of logic cells and the routing of interconnections, ensuring optimal performance, minimal area, and power efficiency.
    Manual layout of standard cells is not only time-consuming but also prone to errors. APR tools li…
    • 13 Oct 2025
  • Next Steps for the Cadence and SkyWater MPW Service

    Corporate News: Next Steps for the Cadence and SkyWater MPW Service

    Corporate
    Corporate
    At Cadence, we are dedicated to nurturing future innovators. Our commitment to education and innovation remains strong, and we strive to eliminate obstacles to accessing the commercial-grade tools and resources essential for academia to flourish. Whe...
    • 13 Oct 2025
  • Virtuoso Studio: Quick Dimension Editingで加速するスマートなオブジェクト作成

    カスタムIC/ミックスシグナル: Virtuoso Studio: Quick Dimension Editingで加速するスマートなオブジェクト作成

    Custom IC Japan
    Custom IC Japan
    このブログではVirtuoso Studio IC25.1でご利用いただける、オブジェクト作成を効率化するQuick Dimension Editing(QDE)をご紹介します。直感的なインターフェースでのオブジェクト作成・編集を可能とします。
    • 9 Oct 2025
  • New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug

    Corporate News: New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug

    Corporate
    Corporate
    Verification engineers continually report that up to 70% of the total engineering time spent on verification is consumed by debug, particularly when relying on disparate tools across multiple vendors. To help address this debugging challenge, Cadence...
    • 9 Oct 2025
  • Multitasking with the Innovus Mixed Placer

    Digital Design: Multitasking with the Innovus Mixed Placer

    VNelson
    VNelson
    Why Software Multitasking Is Brilliant—And Why You Shouldn't Text While Driving

    Ever tried to attend an online meeting, answer emails, run place and route, and keep a cat off your keyboard all at once? If so, congratulations—you're a multitasker! But as we all know, not all multitasking is created equal. In fact, some forms are so risky they should come with a warning label (looking at you, texting behind the…

    • 8 Oct 2025
  • 2025 TSMC OIP Award

    Corporate News: Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

    Corporate
    Corporate
    The semiconductor industry thrives on collaboration, and few pairings exemplify this better than the longstanding relationship between Cadence and Taiwan Semiconductor Manufacturing Company (TSMC). At the 2025 TSMC Open Innovation Platform® (OIP...
    • 8 Oct 2025
  • 境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

    Cadence Japan: 境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

    Cadence Japan
    Cadence Japan
    「AIは、物理世界にどう根付いていくのか?」をテーマに、本田技術研究所社 先進技術研究所(HGRX)との対談を通じて、AIと半導体の未来、フィジカルAIの可能性、そしてモビリティの進化について深く掘り下げます。10年後のモビリティを見据えた、Hondaとケイデンスの共創から見える未来像に迫ります。
    • 8 Oct 2025
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information