Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella
cdns - all_blogs_categories

Blog - Post List

Latest blogs

SoC and IP

Will USB Type-C Connector Replace the 3.5mm Audio Jack?

In the past few days, there have been many posts on the Internet around Apple planning…

• 1 min read
USB 3.0 , Jacek Duda , USB-IF , USB , power delivery , USB 2.0 , Type-C , Design IP and Verification IP , USB connector , USB 3.1

Breakfast Bytes

Virtuoso: Advance to 10nm, If You Pass Go Collect $200

There are two major discontinuities in the last couple of process nodes—FinFETs and…

• 5 min read
EAD , FinFets , iPVS , Custom Routing , multi-patterning , Virtuoso , 10nm , modgens , color-aware layout , Breakfast Bytes

System, PCB, & Package Design 

Take Tighter Control Over Your Shape Degassing Patterns with Cadence 16.6 Allegro…

With metal density and balancing requirements getting stricter with every year that…

• 6 min read
Cadence Design Systems , SiP Design , 16.6 , IC package design , APD , Allegro Package Designer , manufacturing , SiP Layout , shapes

Breakfast Bytes

TSMC 3D. Red and Green Glasses Not Required

I have been taking a look at TSMC's 3D packaging technologies. From numerous presentations…

• 4 min read
CoWoS , 3DIC , info-pop , TSMC , InFO , info_s , Breakfast Bytes

Breakfast Bytes

Can You Pass As a Brit? Just Answer 3 Simple Questions

It’s Thankgiving! Happy Thanksgiving if you are reading this on the day. Cadence…

• 9 min read
thanksgiving , lbw , guy fawkes , gunpowder plot , glorious revolution , marmite

Breakfast Bytes

Voltus-Fi: Faithful Custom and Analog EMIR and Power Analysis

First things first. Voltus and Voltus-Fi are two separate products. They are both…

• 3 min read
Voltus-Fi , AMS , electromigration , custom , analog , Voltus , Virtuoso , analog mixed signal , IR drop , power , Breakfast Bytes , EMIR

SoC and IP

50 Gbps Ethernet is on the Way

Here is my report from the most recent IEEE 802.3 standards meeting, which was held…

• 2 min read
Ethernet standards , Automotive Ethernet , IEEE 802.3 , Ethernet , Marris , 50G Ethernet

Verification

Cheating Tetris

Remember Tetris? We’ve all played it at some point in our lives. You know, the game…

• 2 min read
Verification Computing Platform , Palladium , Tetris , Emulation

Breakfast Bytes

The Design that Made ARM

I sat down with Simon Segars, the CEO of ARM last Friday. As I said yesterday, it…

• 4 min read
Simon Segars , ARM7TDMI , ARM , Breakfast Bytes

Breakfast Bytes

Happy 25th Birthday, ARM

This week is ARM's 25th anniversary. It is actually on Friday, the 27th, but since…

• 7 min read
ARM processor , Simon Segars , VSLI , ARM

Verification

A Coverage Time-Saving Tip

How often has this happened to you? You are re-using a part of a previous design…

• 2 min read
IMC , coverage , Incisive Enterprise Simulator , Incisive , metric-driven verification , MDV , Incisive Enterprise Simulator (IES)

Breakfast Bytes

Marie Pistilli Passed Away

Marie Pistilli, who was injured in a car-crash in October (as I included in my first…

• less than a min read

Breakfast Bytes

The CDMA Story and Qualcomm

When second generation cell-phone technology, GSM, was developed the biggest issue…

• 4 min read
wireless , GSM , cdma , Qualcomm

Breakfast Bytes

Technology Transfer: The Stanford/Berkeley Model

At SEMICON West this year, I attended an interesting presentation by Steven Forrest…

• 4 min read
marc andreessen , two cultures , Stanford , technology transfer , Berkeley , steven forrest , a16z , mosaic , andreeson , a16z podcast , cp snow

System, PCB, & Package Design 

What's Good About Allegro PCB Designer Manufacturing Option? It's NEW in the 16.6…

Wow! There is an extremely powerful option available for PCB designers in the 16…

• 2 min read
PCB Layout and routing , manufacturing option , Allegro 16.6 , 16.6 , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Breakfast Bytes

How to Do Body Bias with GLOBALFOUNDRIES 22FDX and Innovus Implementation System

Last week Cadence put out a press release that the Cadence implementation flow had…

• 5 min read
ARM Techcon , 22fdx , body bias , implementation , GlobalFoundries , ARM

Whiteboard Wednesdays

Whiteboard Wednesdays—Basic Principles of Deep Learning

In this week's Whiteboard Wednesdays video, Chris Rowen discusses the basic principles…

• less than a min read
Whiteboard Wednesdays , IP , Chris Rowen , deep learning , Tensilica , data analysis , data extraction , pattern recognition

Breakfast Bytes

The Paradox of Open Source

Open source software is software where the source code is fairly freely available…

• 6 min read
closed source , free software , hadoop , android , MontaVista , embedded software , open source , software , free software foundation , linux

Breakfast Bytes

Palladium Z1, an Enterprise Server Farm in a Rack

If you put together your dream emulation system, it would have: Infinite throughput…

• 4 min read
virtualization , Enterprise , palladium z1 , Palladium , Emulation , simulation
CDNS - Fix Layout Hompage