Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Ronto and Quecto Are Not Cheeses

The International Bureau of Weights and Measures (its initials are BIPM because it…

• 5 min read
ronna , ronto , quecca , quecto , bipm

PCB、IC封装：设计与仿真分析

什么是COM/JCOM信道合规技术

在当今这个数以十计/两位数Gbps的数据时代里， 工程师的工作越来越不容易，正确地设计并表征系统以符合不断刷新的业内标准搞得大家焦头烂额，不仅要对高速串行链路及其所有损耗进行仿真…

• less than a min read
JCOM信道合规 , SI , Chinese blog , 设计合规 , JCOM , COM/JCOM , COM , 中文 , Sigrity , Channel Operating Margin(COM) , SystemSI , 信号完整性 , 通道裕量

System, PCB, & Package Design 

Take a lesson from the Amish...

“Time to design completion” is almost always the primary metric and the cause for…

• 1 min read
collaboration , SiP , packaging , Symphony , IC package design

Breakfast Bytes

Breakfast Buffet for January 2019

https://youtu.be/4N5bx3eR_9U The three highlighted posts for January were: Breakfast…

• less than a min read
predictions , deep learning , alphazero , persistent memory

Breakfast Bytes

All the Ps: the Photonics PDK Panel

At DesignCon at the end of January, there was a panel on photonics. The title was…

• 7 min read
Lumerical , silicon photonics , photonics

Breakfast Bytes

Sunday Brunch Video for 17th February 2019

https://youtu.be/ZuoAfBXsbGw Made in front of the green screen (camera Sean) Monday…

• less than a min read
MWC , mwc barcelona , DVcon , SPIE , Embedded World , embeddedworld

Breakfast Bytes

Presidents' Day Off-Topic: Why You Can't Say "Red Little Riding Hood"

Monday is Presidents' Day, and Cadence (in the US) will be off for the day. Breakfast…

• 6 min read
spelling , off topic , language

Computational Fluid Dynamics

ENTECHMACH: Multidisciplinary Design Optimization of a Multi-Stage Centrifugal C…

Authors: Vladimir Neverov, Ivan Cheglakov, Specialists on compressor machines, Aleksandr…

• 4 min read

Analog/Custom Design

Virtuosity: In-design Electromigration Analysis - An efficient way to make layouts…

Shrinking size of ICs with highly complex layouts containing billions of transistors…

• 4 min read
electromigration , ICADV12.3 , ICADVM18.1 , EM/IR , Layout Suite , IC6.1.7 , EM , electrically-aware design , IR drop , IC6.1.8

Breakfast Bytes

Embedded in Nuremberg

The last week of February is Embedded World (or, in fact, embeddedworld since they…

• 3 min read
Automotive , Nuremberg , Embedded World

Breakfast Bytes

MWC Barcelona: 5G in Catalonia

The last week of February is MWC Barcelona, formerly known as Mobile World Congress…

• 4 min read
5G , Mobile World Congress , MWC , mwc barcelona , mobile

Breakfast Bytes

DVCon Preview: The Year of PSS

The biggest conference on verification is DVCon, which takes place in the San Jose…

• 3 min read
Perspec , formal , Protium , Palladium , Emulation , DVcon , data-driven verification , xcelium , pss , JasperGold , verification

Breakfast Bytes

SPIE 2019: Light Entertainment

SPIE is the international society for optics and photonics, with the purpose of …

• 4 min read
lithography , SPIE , EUV

Breakfast Bytes

Sunday Brunch Video for 10th February 2019

https://youtu.be/evsNzak23b4 Made at Cadence basketball court (camera Sean) Monday…

• less than a min read
crypto , DesignCon , persistent memories , emerging memories , darpa

PCB、IC封装：设计与仿真分析

机械、热、SI、PI 、EMI分析：PCB设计缺一不可

本文翻译自Cadence "Breakfast Bytes" 专栏作者Paul McLellan文章 "Mechanical, Thermal, EMI, SI…

• less than a min read
SI , Chinese blog , 热分析 , EMI , 机械设计 , PCB设计 , 中文 , Sigrity , 信号完整性 , Allegro

Breakfast Bytes

Will Crypto Change the World?

Do you remember when you had to pay for ringtones? In 2005, analysts were predicting…

• 12 min read
crypto , Internet , mobile , blockchain

Analog/Custom Design

Break the Wall! Merging Circuit Design Flow and Layout Design Flow for FinFET De…

How can we overcome design challenges with FinFET architecture? Mr. Kazuhiro Oda…

• 4 min read
Analog Design Environment , Virtuoso New Design Platform , Physical placement and layout , Advanced Node , Virtuoso , Custom IC Design

System, PCB, & Package Design 

Simulation for a Song: Downloading Models from the Web and Associating with Parts…

While on a long drive, I like to sing along; say Eye of the Tiger or Johny B Goode…

• 3 min read
capture , Models , PSPICE , OrCAD , simulation

Analog/Custom Design

Virtuosity: Virtuoso ADE Verifier in IC6.1.8 and ICADVM18.1 – Better, Faster, Further…

Cutting-edge innovation … Top-down planning … Reliable and formalized verification…

• 3 min read
verifier , PVT , ICADVM18.1 , custom/analog , Formalized Verification , Analog Simulation , ADE , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , space , Custom IC Design , ADE Verifier , IC6.1.8 , ADE Assembler , verification
CDNS - Fix Layout Hompage