Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Start Your Engines: Automatic Configuration Creation for a Mixed-Signal Test Ben…

In this post, I will cover how you can easily create an automatic configuration for…

• 3 min read
mixed signal design , Automatic Configuration Creation , ADE Explorer , AMS Designer , Start Your Engines , HED , analog/mixed-signal , mixed-signal verification , ADE Assembler

Verification

HyperRam as DRAM for Some Applications!!!

Applications like Automotive, Industrial control panels, Smart Home, Smart watches…

• 1 min read
Verification IP , hyperRAM , Memory , VIP , HyperBus , verification

Verification

Training Insights - Clean RTL Faster Without Simulation! Here’s How.

RTL designers are challenged by increasingly complex designs. They’re also expected…

• 2 min read
Functional Verification , RTL , webinar , JasperGold

Breakfast Bytes

Offtopic: All the Days

It's a weird confluence of days this weekend. It is the Chinese New Year on the 12th…

• 1 min read
offtopic

カスタムIC／ミックスシグナル

Virtuoso Video Diary: Split Symbolsとは

何百ものピンを持つ大きな symbol は管理するのが難しく、デザインを乱雑にします。より複雑なデザインと高度なテクノロジーにおいてブロックを分割することは、どのようなデザインでも便利な機能になっています…

• less than a min read
split symbols , Virtuoso Schematic Editor , custom/analog , splits , Virtuoso , ICADVM20.1 , japanese blog , create split symbols , create splits , Custom IC

Analog/Custom Design

Virtuoso Video Diary: Performance Diagnostic Tool – An MRI Scanner for Virtuoso

You can now use the Performance Diagnostic tool in the Virtuoso custom IC design…

• 3 min read
performance diagnosis , Virtuoso , performance diagnostic , ICADVM20.1 , Custom IC Design , Custom IC , Virtuoso scanner

Academic Network

BarCamp? 2021 DATE BarCamp!

The following text was written by Georg Gläser, one of the organizers of the edaBarCamp…

• 2 min read
DATE , Cadence Academic Network , BarCamp , bcAtDATE , DATEBarCamp

Life at Cadence

An Amazing Season to Give

Giving has always been a special part of our culture at Cadence. It’s one of the…

• 4 min read

Breakfast Bytes

DATE: Making Fabs Smarter

One of the keynotes at the recent DATE 2021 was local. Or would have been local if…

• 7 min read
DATE , ST , smart industry , date 2021 , ST Microelectronics

Breakfast Bytes

Kneron's Experience Reducing Edge AI Processor Development Schedules with Tensilica…

As late as 2010, the received wisdom among computer scientists was that neural networks…

• 5 min read
Vision P6 , inference at the edge , Tensilica , Xtensa , neural network , kneron

System, PCB, & Package Design 

IC Packagers: A New Way to Create Structures

Let’s focus today on an established routing technology with a new twist! All of you…

• 3 min read
IC Packaging and SiP Design , 17.4 , Allegro Package Designer , 17.4-2019

Digital Design

Voltus Voice: Power-Saving Chip Design Is Not a Choice; It’s a Necessity

A blog on how the Voltus power-gating analysis solution enables engineers to address…

• 5 min read
Low Power , Silicon Signoff and Verification , static power , Voltus IC Power Integrity Solution , low-power technique , power gating , Power Integrity , rush current analysis , Innovus

System, PCB, & Package Design 

BoardSurfers: How to Detect and Resolve Copper Void Slivers

Markets today are being driven by miniaturization. As the size is decreasing, PCB…

• 4 min read
Slivers , DesignTrue DFM , 17.4-2019 , Copper features , PCB design , Allegro PCB Editor , Copper pour , DFM

Breakfast Bytes

DATE: What Is Single Pilot Operation? Airbus Q&A

Yesterday's post DATE: What Is Single Pilot Operation? Airbus Explains was the first…

• 6 min read
DATE , Aerospace , date 2021 , airbus

The India Circuit

Tanaya Bapat: A Story of Perseverance and Strength

Subsequent to my previous blog about the Cadence Scholarship Program, I bring to…

• 2 min read
CadenceCares , CadenceScholarshipProgram , cadence , WomenEmpowerment , GirlPower

Breakfast Bytes

DATE: What Is Single Pilot Operation? Airbus Explains

The final keynote at this year's DATE was by Pascal Traverse of Airbus, titled Autonomy…

• 5 min read
DATE , date 2021 , airbus

Breakfast Bytes

Sunday Brunch Video for 7th February 2021

https://youtu.be/WUEvcW8Isxc Made on my balcony (camera Carey Guo) Monday: It's…

• less than a min read
sunday brunch

Digital Design

Library Characterization Tidbits: Recovering from Failures in the Multi-PVT Characterization…

Ever wondered what should you do if any arc, cell, or PVTs failed in a characterization…

• 4 min read
Liberate Trio Characterization , Multi-PVT , Recharacterize , library characterization , Library Characterization Tidbit , Digital Implementation , PVT corners , failed arcs , Liberate Characterization Portfolio , recovery flow

Breakfast Bytes

A History of the Mouse

I was idly watching YouTube over the break when "the algorithm" recommended that…

• 7 min read
mouse , alto , mice , optical mouse
CDNS - Fix Layout Hompage