Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

SoC and IP

AI in Healthcare

Artificial Intelligence and edge computing are revolutionizing the healthcare industry…

• 4 min read
artificial intelligence , featured , Edge Computing , healthcare , AI

Breakfast Bytes

My Second Visit to imec

Back in 2018, I first visited imec in Leuven, just outside Brussels in Belgium. I…

• 3 min read
imec , EUV

Breakfast Bytes

Sunday Brunch Video for 26th June 2022

https://youtu.be/upd4LIYSez0 Made at embedded world (camera Antti Lautanen) Monday…

• less than a min read
sunday brunch

Computational Fluid Dynamics

This Week in CFD - and More

Has it really been since 28 Apr when I last yammered here? That seems to be my most…

• 2 min read
CFD , Computational Fluid Dynamics , Fidelity CFD

PCB、IC封装：设计与仿真分析

IC封装中快速创建结构的新方法

本文作者：Tyler Lockman，Cadence Software Architect，于加拿大卡尔顿大学获计算机科学学士学位后，在Cadence Allegro产品部门工作超过20年…

• less than a min read
IC , Chinese blog , SiP , allegro 17.4 , Allegro Package Designer Plus , 中文 , APD Plus , IC封装 , Allegro

Breakfast Bytes

I Came to the US 40 Years Ago Today

Today, I'm going to be a bit self-indulgent. It is the 40th anniversary of when I…

• 6 min read
credit , anniversary

カスタムIC／ミックスシグナル

Virtuosity: 信頼性解析レポート－信頼性解析の結果をインタラクティブに

私たちは、製品を使いやすく、簡単にアクセスできるようにし、視覚的にも魅力的なものにすることがユーザビリティのアイデアであると考えています。 私たちは、製品のユーザビリティを向上させるために常に努力しています…

• 1 min read
SQLite , Stress Analysis , Analog Design Environment , ADE Explorer , Reliability Report , Virtuoso Analog Design Environment , Virtuoso , Spectre , Virtuosity , ISR21 , Virtuoso Video Diary , ICADVM20.1 , SQLite Operator , aging , japanese blog , ISR26 , reliability analysis , custom reliability data filter , Custom IC , IC6.1.8 , ADE Assembler

Breakfast Bytes

embedded world 2022

Every year, in early March, Embedded World takes place (or embedded world, as they…

• 3 min read
embedded world 2022 , embeddedf

PCB、IC封装：设计与仿真分析

利用 HEMT 和 PHEMT 改善无线通信电路中的增益、速度和噪声

本文要点 高电子迁移率晶体管 (High electron mobility transistors ，HEMT) 和伪高电子迁移率晶体管 (pseudomorphic…

• less than a min read
射频 , RF , 微波 , Chinese blog , 毫米波 , awr , 无线通信 , 中文 , 通信 , 智能系统设计

Breakfast Bytes

CadenceLIVE: Intel Foundry Services

One of the potentially significant events in the foundry marketplace is the creation…

• 5 min read
Intel , cadencelive 2022 , cadence live silicon valley , cadencelive , ifs , intel foundry services

Verification

5X “Time Warp” in Your Next Verification Cycle Using Xcelium Machine Learning

Artificial intelligence (AI) is everywhere. Machine learning (ML) and its associated…

• 1 min read
xcelium ml , machine learning , xcelium , simulation

Analog/Custom Design

Virtuoso Meets Maxwell: Getting Your Existing SiP File Into Virtuoso RF Solution

I have been involved in the Virtuoso RF Solution for the last four years. Most of…

• 6 min read
SiP , Enablement GUI , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Allegro Package Designer Plus , Assisted Export , System Design Environment , RF design , SiP Layout Option , Custom IC Design , Assisted Flows , Assisted Import , Allegro

Breakfast Bytes

W. Edwards Deming: A Prophet Ignored in His Own Land

Thirty years ago last Friday, 17th June 1992, I went to Seattle to attend a two-day…

• 7 min read
quality , deming prize , edwards deming , deming

Computational Fluid Dynamics

Women in CFD with Carolyn Woeber

Few words from Carolyn Woeber, applications engineering director at Cadence, about…

• 10 min read
CFD , Computational Fluid Dynamics , WomenAtCadence , women in engineering , engineering , Women in CFD , Cadence CFD , Fidelity Pointwise

PCB、IC封装：设计与仿真分析

Omnis Marine 如何通过优化船舶纵倾，节省高达 5%的燃料？

本文作者：Maurits Van Den Boogaard, Cadence CFD Product Engineer space 在谈到航运业节能减排时，大家可能不会想到从纵倾优化的角度入手…

• less than a min read

PCB、IC封装：设计与仿真分析

2022 PCB网课 | Allegro PCB进阶设计系列课程

成为资深PCB工程师必备的能力，是面对复杂设计时，从容地做好前期规划（规则框架、布局规划、布线规划），并凭借对于工具的熟悉度，有效落实这些规划。如此，才能在追求PCB板体积更小…

• less than a min read
Chinese blog , allegro 17.4 , 系统设计 , PCB设计 , 中文 , 直播网课 , online training , Allegro PCB Designer , Allegro

Breakfast Bytes

Offtopic: The Mini

Today is the last day before a break so I'm going off topic as usual. Tomorrow is…

• 4 min read
Automotive , offtopic

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre Xシミュレーションのパフォーマンスを向上させる方法

シミュレーションのパフォーマンスは、チップの設計、検証、およびサインオフに必要な時間の重要な要素の一つです。シミュレーションが効率的であるほど、テープアウトに必要なリソースと所要時間は少なくなります…

• less than a min read
performance , ADE Explorer , performance diagnosis , Virtuoso Analog Design Environment , Spectre , Verifier Run Plan , japanese blog , spectre x , Spectre X Simulator , ADE Assembler , verification

Breakfast Bytes

HOT CHIPS 34 Preview

Every Summer, one of the most interesting conferences I attend is HOT CHIPS. Often…

• 5 min read
CXL , hotchips , circt , mlir
CDNS - Fix Layout Hompage