Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

System, PCB, & Package Design 

10 Things You Might Have Missed in 2018

We’re sure it’s been a busy year for you. So busy that you might have missed the…

• 2 min read
PCB , Cadence Design Systems , Symphony , Power Integrity , PCB design , Sigrity , DFM , Allegro

定制IC芯片设计

Virtuoso: 新序曲-针对团队设计的新方法—Concurrent Layout工具

任何任务，被划分为不同的小任务，并分配给不同的人，这样是不是能加速完成该工作？ 如果我们告诉您新发布的ICADVM18.1 中Layout XL的新特征- Concurrent…

• less than a min read
Chinese blog , Chip finishing , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Advanced Release , Layout , Custom IC Design , Virtuoso Layout Suite , VLS XL , Virtuoso Layout Suite XL

Breakfast Bytes

The Breakfast Bytes Guide to Flying

I fly a fair bit, a little over 100,000 miles a year in the last few years. There…

• 9 min read
flying

Life at Cadence

What Makes Cadence a Great Place to Work?

Cadence was recently named number 15 on the 2018 list of the World’s Best Multinational…

FormerMember • 2 min read
World's Best , Insights on Culture , Culture , Work that matters , GPTW , great place to work

Breakfast Bytes

The Economist on Silicon Supremacy

A couple of weeks ago, the cover story of The Economist was Chip Wars: China, America…

• 12 min read
China , The Economist

Analog/Custom Design

Virtuosity: Doing Placement in a Row-Based Environment

At advanced nodes, Virtuoso provides the capability of defining row templates and…

• 5 min read
ICADVM18.1 , Advanced Node , Virtuoso Placer , Virtuoso Layout Suite , Custom IC , Row-Based Placement

Analog/Custom Design

Virtuosity: What Did I Miss in Virtuoso Visualization and Analysis and ADE during…

Maybe you've been stuck on a project that used an older version of Virtuoso, maybe…

• 7 min read
ICADV12.3 , ADE Explorer , Virtuoso , ViVA , IC6.1.7 , Custom IC Design , ADE Assembler

Breakfast Bytes

CES Preview

It's nearly January so it is nearly the Consumer Electronics Show in Las Vegas, which…

• 4 min read
hifi 5 , vison q6 , dna 100 , Consumer Electronics Show , CES , Tensilica

Breakfast Bytes

Sunday Brunch Video for 16th December 2018

https://youtu.be/izP9iUskcXQ Made at the Cadence Marketing Holiday Party (camera…

• less than a min read
Automotive , risc-v , lidar , radar , vision , lynn conway , IEDM

PCB、IC封装：设计与仿真分析

PCB设计团队如何在布线之前发现并解决信号完整性问题

PCB设计团队面临的一个主要挑战是如何确保设计的按时签发。由于信号完整性工程师通常只能在设计周期的后期发现问题并提出更改要求，设计师们于是不得不一遍又一遍地重复设计…

• less than a min read
PCB , SI , Chinese blog , PCB设计 , 中文 , Sigrity , 预布线设计 , 信号完整性 , Allegro

Computational Fluid Dynamics

A2V: Modeling Aerodynamics Lift for Workboats and Commercial Passenger Vessels in…

Author: Lionel Huetz, CEO, Advanced Aerodynamic Vessels, France Advanced Aerodynamic…

• 3 min read

Breakfast Bytes

Automotive Sensors: Cameras, Lidar, Radar, Thermal

Yesterday I wrote a sort of overview of the Cadence Automotive Summit that took place…

• 9 min read
Automotive , embedded vision , lidar , radar , ISO 26262 , automotive summit

Breakfast Bytes

Breakfast Buffet for November 2018

https://youtu.be/SxGTX1reCVw The three highlighted posts for November were: Diwali…

• less than a min read
breakfast buffet , tpu , google , photonics , PCB design

Digital Design

2018 Annual HLS Survey Results

Earlier this year, we performed the annual high-level synthesis (HLS) industry survey…

• 2 min read
High-Level Synthesis , 5G , survey , machine learning , Stratus , HLS

Breakfast Bytes

Automotive Summit: The Road to an Autonomous Future

Before Thanksgiving, Cadence held an Automotive Summit. I was going to dive into…

• 6 min read
Automotive , functional safety , lidar , radar , camera , ISO 26262

定制IC芯片设计

Virtuoso: 新序曲—针对高频产品设计的Virtuoso RF解决方法

最新发布的Advanced Methodology Virtuoso (ICADVM18.1) 引入了Virtuoso RF 解决方法，用户可以利用新的封装设计功能在Virtuoso…

• less than a min read
Chinese blog , Cadence blogs , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , VRF , Virtuoso Schematic XL , VMT , vsdp , RF design , Custom IC Design , Virtuoso Layout Suite XL

Digital Design

ECO with Stratus HLS and the Digital Implementation Flow

For years chip designers have dealt with ECO’s when their source code was written…

• 4 min read
High-Level Synthesis , ECO , Conformal ECO Designer , Stratus , HLS

Breakfast Bytes

The Conway Disappearance Effect

Over Thanksgiving weekend, Lynn Conway sent me a link to an article that she'd written…

• 9 min read
mead and conway , lynn conway

Breakfast Bytes

IEDM: All About Interconnect

The first week of December means it is IEDM, the International Electron Devices Meeting…

• 11 min read
IBM , Samsung , transistor , cfaed , tuv dresden , IEDM
CDNS - Fix Layout Hompage