Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

PCB解析／ICパッケージ解析

System Analysis Knowledge Bytes: Clarity 3D Workbenchとは？

System Analysis Knowledge Bytesブログシリーズでは、Cadence®が提供するシステム解析ツールの機能と可能性について説明しています…

• 1 min read
Sigrity and Systems Analysis , system analysis , Sigrity , japanese blog , Clarity 3D Solver

Breakfast Bytes

Sunday Brunch Video for 7th November 2021

https://youtu.be/rfVN6CA6LjQ Made in Pacifica (camera Carey Guo) Monday: Designing…

• less than a min read
sunday brunch

Breakfast Bytes

IEDM Preview 2021

The big event for semiconductor process news is IEDM, the International Electron…

• 3 min read
iedm 2021 , IEDM

Breakfast Bytes

Semiconductor Numbers Everyone Should Know

I wrote a post a couple of years ago Numbers Everyone Should Know . It was about…

• 6 min read
capex , future horizons , malcolm penn , Semiconductor

Computational Fluid Dynamics

A New Era of Sustainable Ecotourism Through Design Optimization of Whale Watching…

Author: Nic de Waal, Managing Director,Teknicraft Design Based in New Zealand on…

• 3 min read
CFD , naval archicture , Marine Engineering , marine , Computational Fluid Dynamics , fluid dynamics , CFD Applications , simulation software , Omnis , naval

中文技术专区

Cadence Palladium Z2企业级硬件仿真平台荣获全球电子成就奖

2021 年 11 月 3 日，由全球电子技术领域知名媒体集团 ASPENCORE 举办的“ASPENCORE 全球高科技领袖论坛 - 全球双峰会”在深圳隆重举行…

• less than a min read
dynamic duo , ACE award , palladium z2

Breakfast Bytes

Palladium Z2 Wins an ACE Award

A few years ago, the Palladium Z1 Enterprise Emulation Platform won an ACE award…

• 2 min read

Academic Network

Cadence Great Support to Taiwan National IC Design Competition

The Taiwan National IC Design was a great opportunity for Cadence and the Academic…

• 1 min read
Taiwan , Cadence Academic Network

System, PCB, & Package Design 

Cadence and Nvidia to Address EMC Simulation Challenges Using GPU Computing at EMC…

If you have ever had your car audio impacted by driving by power lines, you have…

• 1 min read
EMI , Clarity 3D Transient Solver , GPU , FDTD , NVIDIA , EMC , EMCLive , time domain solver

System, PCB, & Package Design 

BoardSurfers: Exchanging Layer Stackup Data Using IPC-2581

Sharing design intent and stackup information with your manufacturer at the beginning…

• 4 min read
17.4 , PCB manufacturing , Gerber , BoardSurfers , IPC , IPC-2581 Consortium , 17.4-2019 , PCB design , PCB data exchnage , Allegro PCB Editor , IPC-2581 , PCB standards , Allegro

Breakfast Bytes

Jasper User Group Preview

I have been going to the Jasper User Group for years. Before Cadence acquired Jasper…

• 1 min read
Jasper User Group , JUG , formal , JasperGold , verification

RF /マイクロ波設計

マイクロ波製品ダイジェスト（MPD）の記事でAWR Design Environment V16ソフトウェアを紹介

5G無線システムと接続されるデバイスは、今日、考えられるすべての業界で急増しています。運転技術のリーダーは、性能、サイズ、およびコストによって定義および差別化されたRF対応の製品の市場機会を活用しています…

• less than a min read
5G , Virtuoso RF Designer , AWR Design Environment , awr , Multiphysics analysis , RF design , AWR Media Alert , japanese blog , Allegro PCB Designer , IC design , Wireless Communication

RF Engineering

Cadence AWR Design Environment Empowers RF/Microwave System Design

Microwave Product Digest (MPD) Article Features AWR Design Environment V16 Software…

• 1 min read
5G , Virtuoso RF Designer , AWR Design Environment , awr , Multiphysics analysis , RF design , AWR Media Alert , Allegro PCB Designer , IC design , Wireless Communication

Breakfast Bytes

Designing Planet-Scale Video Chips on Google Cloud

In the last couple of months, I have attended two presentations about Google's video…

• 4 min read
google cloud , google

Breakfast Bytes

Sunday Brunch Video for 31st October 2021

https://youtu.be/GuGgaH72-6U Made at Calistoga in Napa CA (camera Carey Guo) Monday…

• less than a min read
sunday brunch

Computational Fluid Dynamics

This Week in CFD

Despite this being the Halloween time of year, this week's roundup of CFD news isn…

• less than a min read
CFD , Pointwise , Computational Fluid Dynamics , Mesh Generation , Omnis

System, PCB, & Package Design 

IC Packagers: Module Support in IC Package Design

It is quite common to reuse memory stacks across designs. These memory stacks are…

• 2 min read
APD , IC Packaging & SiP design , IC Packagers , Allegro Package Designer , 17.4-2019

Verification

Why is Ethernet Time-sensitive Networking (TSN) Adaptation So Rapid in the Automotive…

At a particular point in time, the automotive industry continued to add more and…

• 1 min read
Automotive , Verification IP , SoC verification , IP verification , Ethernet VIP , Functional Verification , VIP , Ethernet standards , Automotive Ethernet , TSN

Breakfast Bytes

Always Listening, HiFi 1 DSP

Today, at the Linley Processor Conference, we announced the latest addition to the…

• 4 min read
always on , audio , hifi 1 , Tensilica , hifi 1 dsp , earbuds
CDNS - Fix Layout Hompage