Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
• 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Digital Design

Voltus Voice: 6 Tips to Jump-start Your Voltus Stylus Migration Journey

Cadence Stylus UI streamlines the RTL-to-Signoff design flow, bringing all the Cadence…

• 5 min read
Voltus IC Power Integrity Solution , Tempus , Signoff Analysis , Digital Implementation , Innovus , stylus

Breakfast Bytes

Simon Segars: Arm DevSummit Keynote...and Sir Clive Sinclair

Earlier this week it was Arm DevSummit (the summit previously known as TechCon).…

• 6 min read
sinclair , ARM7TDMI , arm devsummit , ARM

System, PCB, & Package Design 

ASCENT: Workflows in Allegro System Capture

Tight deadlines, multiple people working on a design, inevitable errors…there are…

• 2 min read
business processes , Cadence Design Systems , 17.4 , ECAD , Workflows , 17.4-2019 , Allegro System Capture , Pulse , ASCENT , Allegro

Breakfast Bytes

TSMC OIP: N3, N4, and PCIe 6.0

Next week is TSMC OIP 2021 (or, to give it its full name, TSMC 2021 Online Open Innovation…

• 2 min read
OIP , n4 , n3 , TSMC , pcie6 , pcie gen 6.0

Breakfast Bytes

Line Printers

I recently wrote a post Magnetic Tape Drives that you have to be old enough (over…

• 6 min read
computer history , line printer

Computational Fluid Dynamics

Airbus and Cadence Develop A Secure Co-Simulation Platform For Advanced Collabor…

Image courtesy of Airbus In the scope of the European Union Horizon2020 CleanSky…

• 2 min read
CFD , Aerospace , Multidisciplinary , Computational Fluid Dynamics , fluid dynamics , green aviation , Aerospace Engineering , CFD Applications , simulation software , Noise Reduction , Omnis , simulation

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre SQLデータベースでビッグデータを扱う

デザインが大きくなると、シミュレーションによってビッグデータが発生します。データが大きくなればなるほど、後処理やディスクへの効率的な保存が求められます。 Disk…

• less than a min read
APS , Dynamic Checks , assert , Spectre , japanese blog , check , static checks

Academic Network

Arm’s Education Kit on VLSI Now Available Through Cadence

The University program within Arm was established with the aim of fostering an environment…

• 3 min read
Genus , Education Kit , Academic Network , Innovus , ARM

Learning and Support

Are You Wondering What Logic Synthesis is and How to Deal with its Complex Process…

Are you a beginner in the synthesis world? Are you looking for the basic concept…

• 3 min read
digital badge , blended training , Genus , training bytes , Logic synthesis , online training , Cadence Support Portal , Cadence support

Breakfast Bytes

Announcing Cadence Safety Solution and the Midas Platform...Turn Your Automotive…

Today, at CadenceLIVE Europe, we announced the Cadence Safety Solution, a new offering…

• 6 min read
Automotive , functional safety , cadencelive , ISO 26262 , fusa

PCB解析／ICパッケージ解析

The Systems Designer's Guide to...Systems Analysis (電子ブック)の紹介

これは、I-Connect007から出版されたSystem Designer's Guide to ...TMシリーズの新しい本になります。この本はケイデンスのBrad…

• 1 min read
Sigrity and Systems Analysis , system analysis , electrical analysis , Thermal Analysis , japanese blog

Computational Fluid Dynamics

CadenceCONNECT: Automated Meshing and Adaptive Remeshing at Bombardier

Pardon the brief post but I've been negligent in keeping you aware of a great example…

• less than a min read
CFD , Aerospace , Pointwise , Computational Fluid Dynamics , Mesh Generation

Computational Fluid Dynamics

Happy Exascale Day!

Did you that the 18th of October each year is celebrated as Exascale Day? October…

• 2 min read
CFD , Pointwise , Computational Fluid Dynamics , HPC , Mesh Generation , Omnis , exascale , high performance computing

Breakfast Bytes

The Benefits of a Common Methodology for Emulation and Prototyping

Recently Cadence presented a webinar Benefits of A Common Methodology for Emulation…

• 6 min read
dynamic duo , protium x2 , Protium , Palladium , palladium z2 , verification

Computational Fluid Dynamics

Cadence is Driving into the Future with Computational Fluid Dynamics

For all 30+ years of our history, Cadence has created technologies to design and…

• 7 min read
CFD , Pointwise , Computational Fluid Dynamics , fluid dynamics , NUMECA , Mesh Generation , Meshing , Omnis

PCB解析／ICパッケージ解析

System Analysis Knowledge Bytes: Layout Workbenchを使用したSI / PI / Thermal Integrit…

System Analysis Knowledge Bytesブログシリーズでは、Cadence®が提供するシステム解析ツールの機能と可能性について説明しています…

• less than a min read
Sigrity and Systems Analysis , Celsius Thermal Solver , system analysis , Sigrity , japanese blog , Clarity 3D Solver , Layout Workbench

PCB設計／ICパッケージ設計

ASCENT: 17.4-2019 Hotfix 019以上に移行すべき理由とは

"The only constant in life is change"(「人生で唯一不変なことは、変化だ」) ソフトウェアの世界ほど、この格言が真実味を帯びているところはないでしょう…

• less than a min read
Allegro Schematic , 17.4 , 17.4-2019 , 17.4-2021 , 17.4-2021.1 , Allegro System Capture , japanese blog , ASCENT , Allegro

Breakfast Bytes

Sunday Brunch Video for 17th October 2021

https://youtu.be/hzxc23WMLZk Made at Pebble Beach (camera Carey Guo) Monday: Jim…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

如何在IC封装设计中移除和替换设计区域

本文作者：Tyler Lockman，Cadence Software Architect，于加拿大卡尔顿大学获计算机科学学士学位后，在Cadence Allegro产品部门工作超过20年…

• less than a min read
IC , Chinese blog , 17.4 , IC封装设计 , APD , Allegro Package Designer Plus , 中文 , Allegro
CDNS - Fix Layout Hompage