Cadence Blogs

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan 8 Jan 2026 • less than a min read

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate 6 Jan 2026 • 1 min read

news story , featured , Cadence Culture

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan 22 Dec 2025 • less than a min read

news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar 17 Dec 2025 • 4 min read

IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

cdns - all_blogs_categories

All 6209
Corporate News 226
Life at Cadence 202
Academic Network 167
Analog/Custom Design 782
Artificial Intelligence 24
Cloud 21
Computational Fluid Dynamics 368
Data Center 41
Digital Design 442
Learning and Support 58
RF Engineering 115
SoC and IP 419
System, PCB, & Package Design 1000
Verification 1302
Cadence Japan 10

CFD（数値流体力学) 45
中文技术专区 15
カスタムIC／ミックスシグナル 194
PCB、IC封装：设计与仿真分析 136
PCB解析／ICパッケージ解析 44
PCB設計／ICパッケージ設計 61
RF /マイクロ波設計 45
Spotlight Taiwan 61
The India Circuit 92
定制IC芯片设计 79
データセンター 7

Whiteboard Wednesdays 253

Blog - Post List

Latest blogs

Verification

Virtual Platforms Keynote at RAPIDO 2026

Jakob Engblom from Cadence will be presenting a keynote at the RAPIDO (Rapid Simulation…

JEngblom 16 Jan 2026 • less than a min read

Automotive , virtual platforms , vlab , verification

カスタムIC／ミックスシグナル

Virtuoso Studio：通知を受けて生産性を維持 ― Notification Displayをご紹介

これは、Virtuoso Studio IC 25.1のリフレッシュに関する5部構成のブログシリーズの第4弾です。今回、日々の生産性をさらに高める改善点 ― Notification…

Custom IC Japan 15 Jan 2026 • less than a min read

Virtuoso Studio , japanese blog , Custom IC Design

Verification

PSS Randomization Semantics and Numeric Expressions

Understanding how PSS defines numeric expressions—and how Perspec supports these…

OK202502201742 15 Jan 2026 • 5 min read

pss 3.0 , Perspec , perspec system verifier , pss

System, PCB, & Package Design

Accelerating Chiplet Integration in Heterogeneous IC Package Designs

Today’s multi-chip and chiplet solutions are leading the way for the “More than Moore…

MSATeam 14 Jan 2026 • 4 min read

Sigrity X SystemSI , Sigrity X , Allegro X Advanced Package Designer , Clarity 3D Solver

Faster and Intelligent Customer Case Resolution with Cadence ASK Portal

Today, enterprise leaders are striving to provide exceptional customer experiences…

Corporate 14 Jan 2026 • 1 min read

Cadence ASK Portal , customer support

Digital Design Highlights: New Training, Blogs, Videos, and Badges 2025

As another year came to a close, we reflect on our most popular blog posts and provide…

ulrike 14 Jan 2026 • 5 min read

digital design , Training and Support , Genus , webinars , modus , accelerated learning , Cadence Cerebrus , training bytes , GenAI , Innovus , implementation , Timing analysis , ask , Synthesis , signoff , RTL design , online training , Innovus+

Computational Fluid Dynamics

Bluefins Whale-Inspired Propulsion System to Reduce Operating Costs by 20%

Bluefins develops a wave energy conversion technology, inspired by the fins of whales…

Veena Parthan 13 Jan 2026 • 4 min read

shipping , FINE Marine , Bluefins , Propulsion system , Fidelity CFD

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan 8 Jan 2026 • less than a min read

news story , featured , Cadence Culture , japanese blog

Learning and Support

Cadence ASK: 2025 Highlights and What’s Next!

As we step into 2026, let's celebrate the advancements and shared successes in 2025…

ulrike 8 Jan 2026 • 3 min read

digital badge , live training , blended training , certified , accelerated learning , Cadence live , learning map , GenAI , FAQ , resources , troubleshooting , learning and support , ask , technology

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate 6 Jan 2026 • 1 min read

news story , featured , Cadence Culture

Did You See? Mandarin Subtitles Are Live for Innovus Training—Here’s Your Start

I don't speak many languages, but I happily watch web series in different languages…

P Saisrinivas 6 Jan 2026 • 5 min read

ECO , Static timing analysis , SI , online courses , Innovus Implementation System , Routing , Floorplanning , Implemetation , training , training bytes , clock tree synthesis , Mandarin , physical design , Timing analysis , CTS , Placement , Buffer , block level implemetation , Inverter

Modular Magic: Accelerate Chip Design with Genus Bottom-Up Flows

Let's face it: tackling a modern SoC design top-down is like trying to eat a triple…

Neha Joshi 6 Jan 2026 • 6 min read

online courses , bottom-up flow , modular , optimization , training bytes , Genus Synthesis Solution , Synthesis , online training

Mini Clips, Mini Videos, Mega Crave: Why Short Reels Dominate Screens

The first thing most of us do today isn’t opening a book or a laptop; it’s unlocking…

P Saisrinivas 5 Jan 2026 • 4 min read

Physical verification , Digital Implementation forums , online courses , Innovus Implementation System , Floorplanning , RTL-to-GDSII , training , YouTube , Cadence training , youtube videos , training bytes , Digital Implementation , physical design , Timing analysis , Genus Synthesis Solution , VLSI Design , Tempus Timing Signoff Solution , physical implementation

カスタムIC／ミックスシグナル

Virtuoso Studio: LPP Transparencyを用いてデザインを明瞭に表示する

これは、Virtuoso Studio IC 25.1のリフレッシュに関する5部構成のブログシリーズの第3弾です。最も混雑したレイアウトでも簡単にナビゲートできるように設計された…

Custom IC Japan 25 Dec 2025 • less than a min read

Cadence blogs , Virtuoso Studio , japanese blog , Custom IC Design , Custom IC

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan 22 Dec 2025 • less than a min read

news story , ucie , featured , chiplets , TSMC N3P , 64G , chiplet connectivity

3D-IC Market Outlook: Technology Roadmaps, Readiness, and Design Implications

The 3D-IC market outlook is entering a decisive phase as the semiconductor industry…

Reela Samuel 22 Dec 2025 • 7 min read

cadence , advanced packaging , Cadence Integrity 3D IC Design Platform , 3D-IC Technology , 3D-IC Market Outlook

Cadence 3D-IC Success Stories: Faster Bandwidth, Lower Power, On-Time Tapeouts

As scaling at advanced nodes becomes increasingly constrained by cost, yield, and…

Reela Samuel 19 Dec 2025 • 6 min read

advanced packaging , tapeouts , hetrogenous integration , Cadence Integrity 3D IC Design Platform , 3D-IC Technology , faster bandwidth