Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
• 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

EUSB2 V2 Explained: Multi Gigabit Symmetric and Asymmetric Operation

eUSB2‑V2 is stepping into the spotlight at a time when hardware designers are being…

• 4 min read
Verification IP , eUSB2v2 , eUSB , verification

Cadence Japan

Cadenceが「Where You Work Matters」でプラチナ認定雇用主に選出

Cadenceは、2026年の「Where You Work Matters」リストでプラチナ認定雇用主に選出されました。本評価は、質の高い仕事を創出や従業員の成長機会を広げる取り組みが高く評価されたものです…

• less than a min read
news story , featured , japanese blog

Digital Design

Training Webinar Series: Boost Design Productivity with Cadence Digital Tools

Stay tuned to this webinar series that helps designers explore Cadence’s latest Digital…

• 3 min read
DFT , Innovus Implementation System , RTL-to-GDSII , IEEE 1500 , PPA , Digital Implementation , Genus Synthesis Solution , TAT , RTL2GDSII , Synthesis , Tempus Timing Signoff Solution , QoR , RTL Design Studio

Physical Systems Simulation (CAE)

BETA CAE 2025.1HF2 Software Release Available

Cadence BETA CAE released its 2nd Hot Fix of 2025.1 for ANSA, EPILYSIS, META, FATIQ…

• 5 min read
Automotive , Beta CAE

Digital Design

Stop Chasing IR Drop at Signoff: See It Early, Fix It Once

Early Rail Analysis (ERA) is a shift‑left power integrity methodology that exposes…

• 2 min read
digital badge , Training and Support , Early Rail Analysis , rail analysis , Voltus IC Power Integrity Solution , Innovus Implementation System , Digital Implementation , silicon signoff , IR drop

Digital Design

Can AI + EDA Really Fix IR Drop? Inside the Voltus InsightAI Training Course

This blog provides an in-depth look at Voltus InsightAI, Cadence’s generative AI…

• 3 min read
Training and Support , Innovus Implementation System , badge , Power Integrity , Voltus InsightAI , Digital Implementation , IR drop

Cadence Japan

株式会社ベリフォアが日本ケイデンス・デザイン・システムズ社に統合されました

このたび、2026年4月1日付で株式会社ベリフォアは、日本ケイデンス・デザイン・システムズ社へ正式に統合されました。 ベリフォアは、半導体設計の検証分野で高い技術力を持ち…

• less than a min read
japanese blog

SoC and IP

One PHY, Zero Tradeoffs: Multi-Protocol PHY for Edge AI Interface Consolidation

From smart cameras to autonomous vehicles and compact edge servers, edge AI is pushing…

• 2 min read
Automotive , Edge AI , Design IP , PHY , DisplayPort , Ethernet standards , USB , Ethernet , PCIe , PCIe Gen3 , SerDes , SerDes IP , PCIe PHY , multi-protocol

Corporate News

Cadence at NVIDIA GTC 2026: From AI Factories to Molecular Discovery

At NVIDIA GTC 2026 , the industry conversation continued its shift beyond incremental…

• 4 min read
GTC2026 , AIEngineering , Engineering Simulation , featured , agentic ai , cadence , AI Factories , Molecular Discovery , semiconductor design , Digital Twins , HPC , AI , Accelerated Computing

Verification

Powering the Future of Memory-Centric Computing with CXL 4.0 VIP

CXL 4.0 Verification IP Now Available! Empowering Advanced AI, HPC, and Data-Centric…

• 2 min read
Verification IP , CXL3.0 , verification

System, PCB, & Package Design 

Streamlining SI/PI Analysis with Clarity 3D Solver’s New ACE Technology

Today’s complex electronic designs, particularly in the context of high-speed interconnects…

• 3 min read
featured , Allegro Package Designer , 3D EM simulation , Clarity 3D Solver , Clarity Automated Channel Extraction , Clarity ACE , allegro x

Physical Systems Simulation (CAE)

BETA CAE Team Announces 2025.2HF1 Software Release

The first Hot Fix of 2025.2 is now available for ANSA, EPILYSIS, META, FATIQ, SPDRM…

• 5 min read
Automotive , Beta CAE

Corporate News

VSORA: Redefining AI Inference with New Silicon Architecture

AI inference is rapidly becoming the largest and most demanding segment of the AI…

• 2 min read
data center , AI inference , designed with cadence

Verification

Cadence VLAB at the Embedded World 2026

Just like every year, the Embedded World took place in Nürnberg in mid-March. It…

• 5 min read
Automotive , virtual platforms , vlab , Embedded World

Verification

UCIe Manageability: The Hidden Control Plane of Chiplet Systems

Chiplet-based architectures are quickly becoming the foundation of next-generation…

• 2 min read
ucie , Verification IP , multi-die , VIP

Artificial Intelligence (AI)

Cadence Brings Chip Verification to the Next Level with AI Agents

By Karl Freund of Cambrian-AI Research , sponsored by Cadence Introduction The…

• 10 min read
artificial intelligence , ChipStack AI SuperAgent , ChipStack , featured , agentic ai , AI

Analog/Custom Design

Animate in Virtuoso Studio: Accelerating Analog Layout Prototyping with It!

The blog introduces Animate in Virtuoso Studio as a powerful analog virtual prototyping…

• 7 min read
IC25.1 , Virtuoso Layout EXL , Layout , Animate , Custom IC Design , Virtuoso Layout Suite , Custom IC

Digital Design

Debugging Unconstrained Paths in Tempus

This blog walks through practical debugging scenarios—from false paths and clock…

• 2 min read
Digital Design and Signoff , timing debug , Timing Optimization , Timing analysis , Tempus Timing Signoff Solution , cadence learning and support

Corporate News

Cadence Recognized as a Platinum Employer on the Where You Work Matters List

We're proud to be named a 2026 Platinum Employer on the Where You Work Matters List…

• 1 min read
news story , featured , Careers , Where You Work Matters , life at cadence
CDNS - Fix Layout Hompage