• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
Cadence Japan 15 Dec 2025 • less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
Corporate 11 Dec 2025 • 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP(Verification IP:VIP)を発表しました。今回発表されたVIPは…

Cadence Japan
Cadence Japan 4 Dec 2025 • less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
Cadence Japan 1 Dec 2025 • 2 min read
featured , japanese blog
cdns - all_blogs_categories

  • All 6181
  • Corporate News 219
  • Life at Cadence 202
  • Academic Network 167
  • Analog/Custom Design 779
  • Artificial Intelligence 24
  • Cloud 21
  • Computational Fluid Dynamics 367
  • Data Center 41
  • Digital Design 437
  • Learning and Support 56
  • RF Engineering 114
  • SoC and IP 419
  • System, PCB, & Package Design  999
  • Verification 1300
  • Cadence Japan 8

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 192
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 91
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

PCB解析/ICパッケージ解析

CadenceTECHTALK: 3D-ICインターポーザ―向けSignal Integrityソリューション

3D-IC設計では、熱や電力供給, シグナル・インテグリティ(SI)を早期に解析する必要があります。このCadenceTECHTALKでは、ヘテロジニアス・チップレットを解析するプロセスを紹介します…

SPB Japan 9 Nov 2023 • less than a min read
3D-IC , Signal Integrity , interposer , japanese blog

Life at Cadence

DEI@Cadence: Spotlighting Cadence Veterans and Their Transitions to Tech

Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified…

Ryan Robello 9 Nov 2023 • 3 min read
Veterans Day , featured , Corporate Culture , DEI , veterans , DEIatCadence

Corporate News

Spirent Is Bringing Chipset Testing to Pre-Silicon Verification with Cadence

Spirent is a global provider of automated testing and assurance solutions for networks…

Tanushri Shah 9 Nov 2023 • 1 min read
prototyping , Protium , Palladium , designed with cadence , Spirent , Emulation , verification

PCB、IC封装:设计与仿真分析

Allegro X——新一代智能系统设计平台

本文翻译自Cadence “Breakfast Bytes Blogs”专栏作者Paul McLellan文章“ Allegro X, the Design Platform…

TeamAllegro 9 Nov 2023 • less than a min read
PCB , Chinese blog , Allegro 23.1 , 原理图设计 , 机器学习 , 布线 , 系统设计 , 数据管理 , PCB 机器学习 , PCB设计 , Layout , 中文 , Allegro X 23.1 , 智能设计 , allegro x , 混合云 , X AI , Allegro

System, PCB, & Package Design 

Knowledge Bytes - Interposer Multi-Block Analysis Using Clarity 3D Layout

This post talks about the new Interposer Multi-Block Analysis flow that makes it…

Jasmine 8 Nov 2023 • 3 min read
Clarity 3D Layout , Cadence Online Support , RAK , Gds2Spd Translator , interposer

Corporate News

When Excitement STEMs from Action

One hot August day in Tempe, Arizona, my wife LeAnn and I were sitting with our younger…

Bahadir 7 Nov 2023 • 8 min read
inclusion , STEM , National STEM Day , giving back , women , diversity , women in tech , volunteer , Women in Technology

SoC and IP

UCIe Interoperability Between Intel and Cadence

Intel and Cadence are collaborating on an initiative to demonstrate interoperability…

SFUNG 7 Nov 2023 • 3 min read
ucie , chiplets , IP integration , semiconductor IP , Design IP and Verification IP

Digital Design

How AI-Based Cadence Cerebrus Improves Performance and Reduces Area for TI

Microcontrollers (MCUs) have become the backbone of embedded designs and are fueling…

Vinod Khera 7 Nov 2023 • 5 min read
cerebrus , PPA Improvement , Cadence Cerebrus

Corporate News

The Secret Life of Chip Engineers!

Chip engineers, the unsung heroes of the tech world, lead a secret life at work that…

Reela Samuel 6 Nov 2023 • 2 min read
CNBC , featured , Generative AI , Jim Cramer , Squawk on the Street , GenAI

Analog/Custom Design

Stacked MOSFETs in Analog Layout

Below 28nm, maximum device length limitations mean that analog designers often need…

Mark Williams 3 Nov 2023 • 4 min read

Corporate News

Bringing Semiconductor Tapeouts to Engineering Education

Cadence’s PDK for SkyWater 130nm Open-Source Semiconductor Process Empowers Students…

Kira Jones 3 Nov 2023 • 4 min read
Cadence Academic Network , Education Kit , SKY130 , SkyWater Technology Foundry , Process Design Kit

System, PCB, & Package Design 

BoardSurfers: Training Insights—New OrCAD X Presto Layout Design Application

The OrCAD X Presto next-generation layout design environment within the OrCAD X platform…

AsadMakandar 3 Nov 2023 • 2 min read
digital badge , Allegro X PCB Editor , BoardSurfers , 3dx , SPB23.1-2023 , PCB design and layout , Training Insights , OrCAD X Presto , OrCAD X , 23.1 , online training

Data Center

A Quick Start Guide: Building a Data Center Digital Twin

Even if you know a new software solution could help improve your workflow and data…

MarkSeymour 3 Nov 2023 • 3 min read
data center , digital twin

System, PCB, & Package Design 

Cadence OrCAD X and Allegro X 23.1 is Now Available

The OrCAD X and Allegro X 23.1 release is now available at Cadence Downloads . This…

AllegroReleaseTeam 2 Nov 2023 • 7 min read
TopXp , OrCAD X Capture CIS , Cadence Design Systems , padstack editor , Sigrity Aurora , featured , Allegro X PCB Editor , 3dx , PSpiceA/D , Allegro X Advanced Package Designer , APD , Cadence Doc Assistant , CDA , Topology Explorer , PCB design , OrCAD X Presto , OrCAD X , 23.1 , allegro x , Allegro X System Capture

SoC and IP

Cadence is a Contributing UCIe Consortium Member

This blog was originally posted on uciexpress.org . The Cadence member spotlight…

SFUNG 2 Nov 2023 • 5 min read
ucie , chiplets , Design IP and Verification IP

Computational Fluid Dynamics

Don’t Miss the Amazing Ride that is McLaren Racing Fandom!

Hey there racing enthusiasts! Today I want to take a moment to talk about a partnership…

Steve Brown 2 Nov 2023 • 4 min read
CFD , artificial intelligence , F1 , featured , Computational Fluid Dynamics , formula one , McLaren Racing , mclaren , formula 1 , AI

Computational Fluid Dynamics

Cadence CFD Technology Update – Turbomachinery Workflow

The Cadence Fidelity Flow for Turbomachinery is a unique toolset that encompasses…

Veena Parthan 2 Nov 2023 • 5 min read
CFD , turbomachinery , Cadence Fidelity Flow , simulation software , solvers , technology update , CadenceCONNECT CFD

Verification

USB4 Version 2.0 – Link Configurations

USB4 Version 2.0 specification was released by the USB Promoter Group earlier this…

Neelabh 1 Nov 2023 • 2 min read
USB4 VIP , USB4v2 , usb4 , USB4 Version 2 , usb4 router

Data Center

Validate Data Center Cooling Systems Externally Using CFD

It’s no secret that data centers are power hungry, so much so that data centers account…

MarkSeymour 1 Nov 2023 • 4 min read
CFD , data center , cooling
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information