Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

PCB、IC封装：设计与仿真分析

了解DDR5技术之前需要知道什么是AMI与IBIS

本文翻译自Cadence "Breakfast Bytes"专栏作者Paul McLellan文章" AMI and IBIS: Who Put the Eye…

• less than a min read
Chinese blog , ddr5 , DDR4 , AMI , equalization , 均衡 , IBIS , 中文 , SerDes , Sigrity

Breakfast Bytes

MLK Off-topic: The Lady with the Polar Chart

It's Martin Luther King day on Monday, and Cadence is off. I think that this is the…

• 5 min read
offtopic , florence nightingale , statistics

System, PCB, & Package Design 

Cadence Sigrity at DesignCon 2019

Happy new year! We want to invite you to visit us in booth 711 on the DesignCon…

• 1 min read
SI , PI , electronics/photonic design automation , DesignCon , Multi-Gigabit , Advanced IC packaging , Power Integrity , IC package design , IBIS-AMI , DesignCon 2019 , Signal Integrity , SerDes , DDR , Sigrity

Analog/Custom Design

Virtuosity: What's New in Run Plan – Part III

After two interesting blogs by Yagya Mishra that explained the most popular features…

• 3 min read
Analog Design Environment , ICADVM18.1 , Rapid Adoption Kit , ADE , worst case corners , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , Run Plan , Custom IC Design , RAKs , IC6.1.8 , ADE Assembler

定制IC芯片设计

Virtuoso视频日记：这根线是怎样连接的？

Virtuoso Schematic Editor L 的Probes工具是连接辅助工具，能满足您识别已存在的连接关系，过滤这些连接关系，并且将探测路径信息存为CSV文件…

• less than a min read
Chinese blog , Virtuoso Schematic Editor , Virtuoso Video Diary , Probes assistant , Net Connections , Custom IC Design

Breakfast Bytes

IEDM: EUV, the Road to HVM and Beyond

At IEDM in December, the Sunday preceding the conference proper consists of two short…

• 8 min read
asml , EUV , IEDM

Breakfast Bytes

AlphaZero: Four Hours to World Class from a Standing Start

Last year I wrote about AlphaZero in my post Deep Blue, AlphaGo, and AlphaZero .…

• 7 min read
deep learning , alphazero , go , AI , stockfish , chess

System, PCB, & Package Design 

DesignCon 2019: Is this the Year?

2019 has started --- is this the year of advanced packaging, where system design…

• 1 min read
DesignCon , packaging

Verification

Verification of ML IP and Specman—Our Hackathon Project

If you are lucky enough and your company spends a few working days each year on a…

• 7 min read
ml , Specman , Specman/e , Specman e , machine learning , specman elite , verification coverage , verification

Breakfast Bytes

AMD Keynote at CES

As I said in my post about CES last week (see my post Consumer Electronics: 5G, AI…

• 9 min read
Lisa Su , CES , AMD

Breakfast Bytes

Tensilica at CES

Tensilica has been attending CES for many years, before it was acquired by Cadence…

• 3 min read
hifi 5 , CES , Vision P6 , Tensilica , dna100

Analog/Custom Design

Accurate Pin-to-Pin Resistance Modeling for Wide, Slotted Metal Structures Using…

In Analog/RF layouts, designers frequently use slotted metal structures. Such slotting…

• 3 min read
Extraction , Quantus

Breakfast Bytes

Gordon Moore Killed the Oakland Tribune

The Oakland Tribune closed down in 2016. It remains to be seen if the San Jose Mercury…

• 7 min read
newspapers , journalism

Breakfast Bytes

Consumer Electronics: 5G, AI, and Air Taxis

I'm sure you've heard the great marketing catchphrase that "What happens in Vegas…

• 5 min read
Apple , Consumer Electronics , CES , ces2019

Analog/Custom Design

Virtuosity: Saving Time, Effort, and Money with Express Pcells

Use the Express Pcell feature and see for yourself how you can save time, effort…

• 3 min read
Advanced Node , Express Pcell , pcell , Virtuoso , Virtuosity , Layout design , Custom IC Design , Virtuoso Layout Suite , Parameterized Cell , Custom IC , Layout Editing

Breakfast Bytes

SiFive: The Magnificent Seven

At least for now, I think that the most significant of the RISC-V processor companies…

• 7 min read
risc-v , ARM , sifive

Breakfast Bytes

Breakfast Nibbles: Predictions for 2019

It is the start of the year, so time to provide my predictions for 2019. These are…

• 5 min read
5G , Automotive , China , Memory , deep learning , 3nm , cloud , DRAM , 5nm , neural networks , EUV

Breakfast Bytes

2018: A Year of Breakfasts

It's the start of a new year. Tomorrow, I'll pick out what I think that the big trends…

• 5 min read
security , Automotive , artificial intelligence , China , deep learning , photonics , 5nm , EUV

Breakfast Bytes

Sunday Brunch Video for 8th January 2019

https://youtu.be/tAMYvJJcPy0 Made at Vieira Park, San Jose (camera Carey Guo) Wednesday…

• less than a min read
interconnect , risc-v , esperanto , ruthenium , maxion , swerv , IEDM
CDNS - Fix Layout Hompage