Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
• 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent

Corporate News

AI Infrastructure Starts Beyond the Chip

Why Advanced Packaging and PCB Design Have Become the Next Frontier of Innovation…

Corporate
• 8 min read
chip , featured , AI infrastructure , agentic ai , packaging
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Who Inspires You? - An SVG Women's History Month Spotlight

This month, we join millions celebrating and recognizing the achievements of women…

• 6 min read

Breakfast Bytes

March 2022 Update: Intel Video, India, Apple

Amazingly, it is already the last Friday in March (and so the last Friday in Q1,…

• 4 min read
Intel , Apple , transistor , m1 ultra , update , India

Learning and Support

What is IEEE 1500 Wrapper Insertion Flow in Genus Synthesis Solution

Are you searching for a scalable standard architecture for enabling test reuse and…

• 2 min read
digital badge , blended training , training bytes , Cadence certified , online training , Cadence Support Portal , Cadence support

Digital Design

Mitigating Congestion, CTS, OCV and Other Challenges using Cadence Tools and Sup…

With the shrinking gemoetries and data-intensive endeavours of the upcoming industries…

• 6 min read
debug , Routing , Unconstrained Path , congestion , OCV , SOCV , RAKs

Breakfast Bytes

DVCon: UVM Birds of a Feather

At the recent DVCon 2022, there was a UVM Birds of a Feather meeting. UVM stands…

• 5 min read

System, PCB, & Package Design 

BoardSurfers: Specifying Layer Information for Multi-Layer Rigid and Flex Stacku…

To manufacture a product that performs as you intended, it is imperative that you…

• 5 min read
APD+ , 17.4 , Signal Intregrity , BoardSurfers , layer stacks , Layout , 17.4-2019 , Allegro PCB Editor , Allegro

System, PCB, & Package Design 

System Analysis Knowledge Bytes: The Road Ahead for Sigrity - An Interview with Brad…

In this blog, Brad Griffin (Product Management Group Director for Sigrity Marketing…

• 7 min read
Sigrity and Systems Analysis , Celsius Thermal Solver , Sigrity X , Voltus IC Power Integrity Solution , Sigrity PowerSI , Power Integrity , Sigrity OptimizePI , Signal Integrity , Sigrity XtractIM , Sigrity PowerDC , Sigrity SPEEDEM , SystemSI , Clarity 3D Solver , T2B , Allegro PCB Designer

Breakfast Bytes

3D Packaging Versus 3D Integration

A couple of weeks ago it was time for the 18th International Conference and Exhibition…

• 4 min read
system-in-package , SiP , chiplets , 3DIC

Computational Fluid Dynamics

Toyota Drastically Reduces Simulation Time with Automatic CFD Pre-Processing

Creating a detailed CFD model for automotive applications normally requires a huge…

• 2 min read
CFD , Automotive , automotive engineering , toyota , Computational Fluid Dynamics , fluid dynamics , CFD Applications , simulation software , Omnis

Breakfast Bytes

DesignCon is Back In-Person and Cadence Will Be there

DesignCon is coming up April 5th to 7th. It takes place in the Santa Clara Convention…

• 3 min read
DesignCon , system analysis , Signal Integrity , photonics , thermal

RF /マイクロ波設計

μWaveRiders:AWRソフトウェアを使用したRFカスケード性能の分析と最適化

RF設計者にとっての重要な課題は、ノイズと歪みの性能のためにRF系を最適化することです。 RF系のノイズと歪みを決定することは、カスケード分析として知られています…

• less than a min read
Cascade analysis , AWR Design Environment , RF Budget measurements , awr , RF cascade analysis , RF cascade , RF design , Circuit Design , microwave office , japanese blog , RF Cascade Performance , RF cascade analysis software , RF chain , Visual System Simulator(VSS)

RF Engineering

μWaveRiders: Using AWR Software to Analyze and Optimize RF Cascade Performance

A significant challenge for RF designers is the optimization of an RF chain for noise…

• 3 min read
Cascade analysis , featured , AWR Design Environment , RF Budget measurements , awr , RF cascade analysis , RF cascade , RF design , Circuit Design , microwave office , Visual System Simulator (VSS) , RF Cascade Performance , RF cascade analysis software , RF chain

Analog/Custom Design

Virtuoso Meets Maxwell: Custom Passive Devices in RF Circuits - Devices or Interconnects…

Virtuoso Electromagnetic Solver integration allows layered parasitic extraction and…

• 6 min read
S-parameter , Extraction , Smart View , Layout versus schematic , pegusas , RFIC , parasitic , LVS , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic Solver , Electromagnetic analysis , EMX , Quantus Extraction Solution , graybox , ICADVM20.1 , blackbox , Quantus , Custom IC Design , EMX Solver , VMM

Breakfast Bytes

Cadence Runs on AMD Processors, and AMD Uses Cadence to Design Those Processors

AMD EPYC 7003 designed with Cadence tools, and Cadence tools run on the new chip…

• 3 min read
epyc , epyc 7003 , AMD , computational software

Breakfast Bytes

Sunday Brunch Video for 20th March 2022

https://youtu.be/C5tRh3gdAeo Made on my balcony (camera Carey) Monday: DVCon: PSS…

• less than a min read
sunday brunch

Life at Cadence

Celebrating Women around the World

“Drive Your Own Development” Workshop in APAC The women in our Cadence SVG teams…

• 3 min read
inclusion , Culture , STEM , Women's Day , women , Women's History Month , diversity , women in tech

Breakfast Bytes

Offtopic: Update

If you read Breakfast Bytes regularly, you will have noticed that I do a monthly…

• 6 min read
offtopic , update

Verification

Addressing Hyperscalers' Requirements with Ethernet 800G

Cloud computing, IoT (Internet of Things), machine learning, big data, and data centers…

• 1 min read
Ethernet 800G , Verification IP , Ethernet VIP , Functional Verification , Hyperscalers , data centers , Ethernet 400G , cloud computing

Breakfast Bytes

Industry 4.0

Today we are at the dawn of the fourth industrial revolution, or Industry 4.0 as…

• 7 min read
Industry 4.0 , additive manufacturing , fourth industrial revolution , Semiconductor , robotics
CDNS - Fix Layout Hompage