Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Welcomes ChipStack

ChipStack, a leading startup providing agentic AI solutions for chip verification…

Corporate
• 1 min read
featured , agentic ai , Xcelium Logic Simulator , AI-Driven Verification

SoC and IP

The Power of Shifting Left: Cadence Accelerating Innovation with Arm

In semiconductor design, projects are remembered for their extremes—legendary successes…

Arif Khan
• 3 min read
ucie , xcellium , IP , featured , PHY

Corporate News

Accelerating System Design with Real-Time Simulation, Powered by AI Physics

Rising demand for AI infrastructure is driving faster innovation and smarter use…

Corporate
• 4 min read
CFD , featured , NVIDIA , accelerated compute , millennium

Analog/Custom Design

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Digital Design

Join Us for a Deep-Dive into Block Implementation with Innovus Using the Stylus Common…

If you are looking for a comprehensive training on block implementation with Innovus…

• 2 min read
digital badge , blended training , training bytes , Digital Implementation , Innovus , online training , Floorplanning and Prototyping , Cadence support

System, PCB, & Package Design 

BoardSurfers: Installation Know-How: Which Installation Method is Right for You?

Installing new software seems like a daunting task for most of us. You may feel burdened…

• 4 min read
17.4 , Allegro OrCAD Installer , 17.4-2019 , Download Manager , OrCAD , Allegro

System, PCB, & Package Design 

IC Packagers: Shrinking Dies Inside the Package Layout

There are many reasons a die’s size in the package doesn’t match the design size…

• 6 min read
IC Packaging , Allegro Package Designer , 17.4-2019

Breakfast Bytes

PSpice for TI

Texas Instruments (TI) is the biggest analog semiconductor company in the world.…

• 3 min read
pspice-ti , analog , PSPICE , OrCAD , Texas Instruments , TI

カスタムIC／ミックスシグナル

Start Your Engines: ブログメーターの確認

Cadence® Spectre® AMS Designer は、高いパフォーマンスのミックスシグナル・シミュレーション・システムです。複数エンジンの使用や、さまざまなプラットフォームから実行できる機能により…

• less than a min read
CLIPS , mixed signal design , Functional Verification , AMS Designer , Unified Netlister , AMSD Flex Mode , japanese blog , mixed-signal verification

Breakfast Bytes

What to Do About IP Developed Before ISO 26262?

If you have paid even passing attention to what has been going on in automotive functional…

• 4 min read
asil ready , Automotive , functional safety , ASIL , ISO 26262 , fusa

Breakfast Bytes

Sunday Brunch Video for 13th September 2020

https://youtu.be/aqlmfd3g5G0 Made in "Jaipur, India" Monday: Labor Day Tuesday…

• less than a min read
sunday brunch

Verification

Celsius on Protium - Using Cadence Tools to Improve Cadence Tools?

The Cadence tool flow is the most comprehensive flow around. If there is an EDA need…

• 1 min read
celsius , Functional Verification , Protium

Digital Design

Library Characterization Tidbits: The Perfect Solution for Validating Libraries

A library view contains electrical information that is used throughout design implementation…

• 2 min read
Liberate LV , library characterization , Library Characterization Tidbit , Digital Implementation , Liberate Characterization Portfolio , library validation

Breakfast Bytes

Use Your Imagination to Get Smaller, Faster Chips

At the recent CadenceLIVE Americas, Nick Loebner of Imagination Technologies presented…

• 3 min read
Genus , GPU , Imagination Technologies , Imagination , Innovus , digital full flow , ispatial

カスタムIC／ミックスシグナル

Virtuoso Video Diary: 信頼性解析の改善

IC6.1.8/ICADVM18.1 ISR3のVirtuoso® ADE Assembler および Virtuoso ADE Explorer で、信頼性解析の実行方法を完全に変更する…

• less than a min read
Stress Analysis , Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso Analog Design Environment , Virtuoso Video Diary , aging , japanese blog , reliability analysis , Custom IC Design , IC6.1.8 , ADE Assembler

Analog/Custom Design

Virtuosity: Examining Post-Layout Capacitance Using Virtuoso ADE Assembler and ADE…

Post-Layout has become a hot topic recently. This has kept me and several other engineers…

• 2 min read
Analog Design Environment , PAD , ICADVM18.1 , ADE Explorer , Spectre , Virtuosity , Custom IC Design , IC6.1.8 , parasitics

Breakfast Bytes

HOT CHIPS: The Space Race for the Biggest ML Machine

At the recent HOT CHIPS, the Sunday morning tutorial was on scale out of deep learning…

• 5 min read
GPU , deep learning , tpu , NVIDIA , cerebras , wafer scale integration , google , training , mlperf

Verification

Mellanox's Tips and Tricks for Maximizing Your Palladium Unit

Looking to learn more about the best practices for emulating today’s billion-gate…

• 1 min read
Functional Verification , mellanox , Palladium , Tips

Breakfast Bytes

OIP Ecosystem Forum 2020

Last Tuesday was the virtual TSMC OIP Ecosystem Forum. Apart from being virtual,…

• 3 min read
OIP , Automotive , n5 , oip ecosystem summit , ultra low power , n3 , TSMC , 16FFC , n7 , n6 , n12e , 3dfabric

System, PCB, & Package Design 

BoardSurfers: Find by Name or Find by Query - That is the Question!

You must be using find utility day in and day out, but if you are unfamiliar with…

• 9 min read
Find command , APD , PCB Editor , FIND , Find result , Find by Query

System, PCB, & Package Design 

IC Packagers: Preparing a Completed Package for Mounting on a PCB

We’ve covered all the different types of die components and how they interface with…

• 5 min read
IC Packaging and SiP , Allegro Package Designer , 17.4-2019

Breakfast Bytes

Andrew Kahng and Matthew Morrison on Industry and Academia

I attended two presentations on the academic track at the recent CadenceLIVE Americas…

• 6 min read
DAC , ucsd , academia , andrew kahng , physical design , notre dame , matthew morrison , HLS

定制IC芯片设计

Virtuoso Meets Maxwell: 当裸片版图没有Bump，有Pad Shapes时，怎么输出裸片版图?

如果您的裸片版图不是通过Bumps，而是通过 pad shapes和标签来识别I / O位置，那么您可能会有种无所适从的感觉。 因此在这篇文章中，我将为大家介绍一种新的适用于裸片版图的解决方案…

• 2 min read
Chinese blog , ICADVM18.1 , Edit-in-Concert , die export , VRF , Virtuoso Meets Maxwell , Virtuoso RF Solution , Layout EXL , Package Design in Virtuoso , die , virtuoso system design platform , shape-based die , shape , VMM
CDNS - Fix Layout Hompage