Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

RF /マイクロ波設計

uWaveRiders:Cadence AWR Design Environmentに統合されたトランスミッションライン計算器

Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題はCadence AWR Design…

• less than a min read
Transmission Line Synthesis , RF Simulation , Circuit simulation , AWR Design Environment , Transmission Line Calculator , RF design , microwave office , japanese blog

中文技术专区

用自动化工作流程快速精准地实现刚柔结合电路板的 EM 分析

刊登于：actMWJC 《微波杂志》 现代电子设备对数据传输速度和更小体积的需求与日俱增，不断推动柔性电路板的发展。刚柔结合印刷电路板（PCB）由刚性母板和柔性电路组成…

• 1 min read
PCB , ECAD , MCAD , EM , Allegro , clarity

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectreのハイインピーダンスノードチェックの概要

回路チェックは、ハイインピーダンスノード、電源間のリークパス、タイミングエラー、電力の問題、接続の問題、急激なrise/fallといった、典型的な設計問題を解析することができます…

• less than a min read
spectre aps , dyn_floatdcpath , dyn_float_tran_stat , dyn_highz , highz , static_highz , Spectre , japanese blog , static checks , spectre x , Design Checks , floating node

System, PCB, & Package Design 

BoardSurfers: Training Insights: Creating and Applying Spacing Constraint Sets in…

When designing a PCB layout, all the constraints and design rules must be followed…

• 4 min read
17.4 , BoardSurfers , Constraint Manager , Layout , 17.4-2019 , Training Insights , Constraints , Allegro PCB Editor , Allegro

Analog/Custom Design

Virtuoso Meets Maxwell: How the Revamped Feature-Intensive Export Die GUI Empowers…

Die export has evolved and it’s time to introduce the new look and feel of the GUI…

• 5 min read
Transfer Area , die export , IO pads , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , die , pin numbering , ICADVM20.1 , Custom IC Design , Virtuoso Layout Suite EXL , shapes , bumps , VMM

Breakfast Bytes

"I'm Doing an Operating System, Just a Hobby, Won't Be Big and Professional"

30 years ago today, August 25, 1991, an unknown Finnish student sent out what has…

• 3 min read
git , linus torvalds , linux

Breakfast Bytes

HOT CHIPS: Esperanto's Dave Ditzel and 1000 Minions

At HOT CHIPS this morning, Dave Ditzel of Esperanto is presenting their latest chip…

• 5 min read
minion , risc-v , esperanto , maxion , hot chips

System, PCB, & Package Design 

IC Packagers: New Releases Are Full of New Stuff!

This marks our third and final look at the biggest new features in this major update…

• 6 min read
17.4 QIR3 , IC Packaging and SiP , APD , IC Packagers , Allegro Package Designer , 17.4-2019

中文技术专区

针对GPGPU设计，Cadence RTL到Signoff流程解密

近年来，随着GPU在通用计算领域的高速发展，逐渐将应用范围扩展到图形之外，例如人工智能、深度学习和自动驾驶。这些领域的特点要求GPU在并行处理海量数据的同时提供更高的访存速度和浮点运算能力…

• less than a min read
Glitch power , GPGPU , OCV , 预测布局

System, PCB, & Package Design 

System Analysis Knowledge Bytes: Signal, Power, and Thermal Integrity using Layout…

The System Analysis Knowledge Bytes blog series explores the capabilities and potential…

• 4 min read
Celsius Thermal Solver , Help Menu , OptimizePI , Sigrity , Clarity 3D Solver , Layout Workbench , XtractIM , PowerDC , Systems Analysis , PowerSI

Breakfast Bytes

CadenceLIVE: Xilinx's Thunder-Bus

At CadenceLIVE Americas in June, Raghukul presented on Thunder-Bus, a low-latency…

• 2 min read
protium x2 , Protium , xilinx

SoC and IP

PCIe for Automotive - DesignCon/DriveWorld 2021

DesignCon 2021, Drive World Conference, and Embedded Systems Conference are a joint…

• 3 min read
CXL , Design IP , IP , featured , PCIe Gen4 , ip cores , PCI , PCIe PHY

Academic Network

Academic and Entrepreneur Tracks at CadenceLIVE Europe 2021

CadenceLIVE Europe 2021 will be hosted on October 19th. This year will be a virtual…

• 2 min read
Entrepreneur , Cadence Academic Network , Master Thesis Award , cadencelive

Computational Fluid Dynamics

CFD, Cars, and Cadence - Two Events Next Week

The Cadence CFD team is excited about two automotive engineering events next week…

• 1 min read
CFD , Automotive , Pointwise , Computational Fluid Dynamics , CFD Applications , Mesh Generation , Omnis

Breakfast Bytes

Rowhammer: Beating DRAM into Submission

Way back in 2014, a DRAM vulnerability called Rowhammer was revealed. This is a silicon…

• 5 min read
security , ddr5 , Memory , DDR4 , JEDEC , DRAM , rowhammer

Life at Cadence

My Life at Cadence: Nick Phillips

People come to Cadence to have meaningful careers, work with some of the brightest…

• less than a min read
Insights on Culture , Culture , cadence , GPTW , my life at cadence , great place to work , cadence emea

Breakfast Bytes

Tensilica ConnX B10 in GF 22FDX for Automotive Grade 1

At CadenceLIVE Americas back in June, GlobalFoundries presented a case study on using…

• 4 min read
adaptive body bias , 22fdx , abb , gf , GlobalFoundries , FD-SOI

Breakfast Bytes

BlackHat: Hacking a Capsule Hotel—Ghost in the Bedrooms

Security conferences always seem to have at least one interesting presentation that…

• 6 min read
security , blackhat

System, PCB, & Package Design 

ASCENT: Accessing System Capture Functions Through a Browser-Based Dashboard

So, if you are an electronics design program manager or team manager, it’s unlikely…

• 2 min read
17.4-2019 , Allegro System Capture , ASCENT , 17.4-QIR3
CDNS - Fix Layout Hompage