• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
Corporate 1 Oct 2025 • 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
Vinod Khera 28 Sep 2025 • 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 25 Sep 2025 • 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
MBhatnagar 22 Sep 2025 • 3 min read
ucie , Design IP , featured , TSMC , die-to-die
cdns - all_blogs_categories

  • All 6071
  • Corporate News 199
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 764
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 360
  • Data Center 39
  • Digital Design 427
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 412
  • System, PCB, & Package Design  985
  • Verification 1286
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

PCB、IC封装:设计与仿真分析

升级到Allegro17.2-2016的10大理由之5:如何进行“叠层设计”?

在这我们谈论的不是您的叠层设计跟其他人比怎么样,而是您设计的PCB层叠结构,是刚性板、柔性板、刚柔板,或者使用了镶嵌技术。层叠的定义,更具体而准确的层叠的定义,是至关重要的…

TeamAllegro 21 Sep 2018 • less than a min read
PCB , Chinese blog , 布线 , PCB设计 , 中文 , MCAD-ECAD , Allegro PCB Editor , Allegro PCB编辑器 , 刚柔结合设计 , Allegro升级17.2 , 刚柔结合 , Allegro

Breakfast Bytes

Jaswinder's Only Job Interview

On Labor day, I didn't get the day off since I was in Delhi. I had to labor, not…

Paul McLellan 21 Sep 2018 • 6 min read
bengaluru , Cadence India , Noida

Breakfast Bytes

What's For Breakfast? Video Preview September 24th to 28th 2018

https://youtu.be/NYsYkQzZADo Coming from SAP Center, San Jose (camera Sean) Monday…

Paul McLellan 20 Sep 2018 • less than a min read
National Instruments , GTC , Kaufman Award , EDPS , RF design , Invecas , GlobalFoundries , esd alliance

Breakfast Bytes

Samsung Galaxy S9's Application Processor

At this year's HOT CHIPS, Jeff Rupley of Samsung presented the application processor…

Paul McLellan 20 Sep 2018 • 5 min read
Samsung , m3 , 10nm , galaxy

Breakfast Bytes

The New Tensilica DNA 100 Deep Neural-network Accelerator

Today, at the beautiful Tegernsee resort outside Munich in Germany, Cadence announced…

Paul McLellan 19 Sep 2018 • 6 min read
xnnc , android neural networks , dna 100 , caffe , TensorFlow , Tensilica , neural network

Whiteboard Wednesdays

Whiteboard Wednesdays - Standalone AI Processor: Tensilica DNA 100 Processor IP for…

In this week's Whiteboard Wednesdays episode, Megha Daga describes the new Tensilica…

References4U 19 Sep 2018 • less than a min read
Whiteboard Wednesdays , dna 100 , AI

PCB、IC封装:设计与仿真分析

为什么电源完整性(PI)是个“热”话题——如何进行电/热协同仿真

在设计新一代产品时,我们共同追求的目标都是“更快,更小,更便宜”。然而当这与更长的电池寿命和更低的功耗要求相遇时,就向我们提出了艰巨的设计挑战。唯一可以肯定的是…

Sigrity 18 Sep 2018 • less than a min read
PCB , 热 , PI , Chinese blog , 电源完整性 , 电热协同仿真 , Power Integrity , PCB设计 , 中文 , Sigrity , PowerDC

Breakfast Bytes

HOT CHIPS: Some HOT Deep Learning Processors

If there was a theme running through the recent HOT CHIPS conference in Cupertino…

Paul McLellan 18 Sep 2018 • 5 min read
Intel , deep learning , processor , NVIDIA , machine learning , hot chips , ARM

Breakfast Bytes

CDNLive India: Asynchronous Design

Every few years the idea of doing completely clockless design gets proposed again…

Paul McLellan 17 Sep 2018 • 5 min read
CDNLive India , jasper gold , Texas Instruments , Formal verification

PCB、IC封装:设计与仿真分析

三维建模与电磁场分析新工具——3D Workbench

在Cadence公司刚刚发布的Sigrity 2018版本中,介绍了全新的三维建模与电磁场仿真工具——3D Workbench。它具有当前市场上主流3D CAD…

Sigrity 14 Sep 2018 • 1 min read
Chinese blog , 电源完整性 , 3D Workbench , 3D EM , PCB设计 , 中文 , PowerSI 3D EM , 3D CAD , Sigrity , 信号完整性 , Sigrity最新版

Breakfast Bytes

Intel's Cascade Lake: Deep Learning, Spectre/Meltdown, Storage Class Memory

At the recent HOT CHIPS in Cupertino, Sujal Vora of Intel gave a look inside the…

Paul McLellan 14 Sep 2018 • 4 min read
Intel , meltdown , cascade lake , deep learning , storage class memory , optane , Spectre , 3dxpoint

定制IC芯片设计

Virtuoso: 新序曲- Cadence Virtuoso “第18.1 交响乐” 的前奏曲

Cadence Virtuoso is soon presenting a new symphony..."Symphony No. 18.1". Stay tuned…

Rishu Misri Jaggi 13 Sep 2018 • less than a min read
Chinese blog , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Advanced Release , Virtuoso , New in EDA , Custom IC Design , Design Planner , Custom IC

Breakfast Bytes

Spectre/Meltdown & What It Means for Future Design 3

I gave an introduction to speculative execution and the vulnerabilities that have…

Paul McLellan 13 Sep 2018 • 7 min read
meltdown , architecture , processor , Spectre , speculative execution

Breakfast Bytes

What's For Breakfast? Video Preview September 17th to 21st 2018

https://youtu.be/3drxzhMFGD8 Coming from PCB West (camera Sean) Monday: HOT CHIPS…

Paul McLellan 12 Sep 2018 • less than a min read
Intel , CDNLive India , cascade lake , NVIDIA , Samsung , hot chips , ARM

Verification

Come Join Us for "Deep Dive into the UVM Register Layer" - A Webinar From Duolos

Join us on September 14th for a free one-hour webinar on the finer aspects of the…

XTeam 12 Sep 2018 • less than a min read
uvm , Functional Verification , webinar , Duolos , uvm register layer

Analog/Custom Design

Virtuoso: The Next Overture - Congestion Analysis with a New Perspective

Watch out for the exclusive set of routing features, along with the newly introduced…

Parula 12 Sep 2018 • 3 min read
Congestion Analysis , Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Space-based Router , Routing , Virtuoso Advanced Release , Congestion Assistant , New in EDA , Custom IC Design , Virtuoso New Design , Design Planner , Custom IC

Breakfast Bytes

Spectre/Meltdown & What It Means for Future Design 2

I gave an introduction to speculative execution and the vulnerabilities that have…

Paul McLellan 12 Sep 2018 • 4 min read
meltdown , processor , Spectre , cache , speculative execution , foreshadow

Breakfast Bytes

Spectre/Meltdown & What It Means for Future Design 1

At HOT CHIPS, one of the "keynotes" was actually a panel of what I'll call industry…

Paul McLellan 11 Sep 2018 • 8 min read
Intel , meltdown , processor , Spectre , cache , ARM , speculative execution , foreshadow

Breakfast Bytes

CDNLive India

CDNLive India took place last week. As usual, I made the long trip from California…

Paul McLellan 10 Sep 2018 • 5 min read
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information