Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Life at Cadence

Mobilizing the Impact of Our "One Team" Culture

Since 2018, Cadence has partnered with Team4Tech to make a mark on the world by connecting…

• 5 min read
team4tech , Cadence Cares , LifeAtCadence

Computational Fluid Dynamics

Last Week at Fidelity CFD

Merry Monday, and welcome to another look back at what we've been up to at Fidelity…

• 3 min read
CFD , turbomachinery , turbulence , Cascade Technologies , CHT , Computational Fluid Dynamics , cadencelive , Mesh Generation , Meshing

Breakfast Bytes

Tensilica for Automotive Radar

At the recent Linley Fall Processor Conference, Cadence's David Bell presented Tailored…

• 2 min read
linley processor conference , ConnX , radar , Tensilica , Breakfast Bytes

System, PCB, & Package Design 

ASCENT: Synchronizing Schematic and Layout Designs

To successfully develop and maintain designs, you need some way to track changes…

• 3 min read
System Capture , 17.4 , schematic layout linking , Layout , 17.4-2019 , PCB design , netlist exchange , ASCENT , design synchronization , Schematic

Life at Cadence

Michigan Electric Boat Is Propelling the Naval Industry

The University of Michigan Electric Boat (UM-EB) is a student team that’s designing…

• 1 min read
CFD , FINE Marine , designed with cadence

Academic Network

Introducing DATE 2023 Young People Programme

The DATE conference , the biggest EDA conference in Europe will be held April 17…

• 4 min read
DATE , Career Fair , PhD Forum , Young People Programme

Breakfast Bytes

Linley: Enabling Heterogeneous Integration of Chiplets Through Advanced Packaging…

At the recent Linley Fall Processor Conference, the first day wrapped up with a presentation…

• 3 min read
packaging , linley processor conference , AMD , 3dhi , 3DIC , xilinx

Computational Fluid Dynamics

FEA or CFD for a Better Thermal Solution Accuracy?

There are multiple instances when FEA tools are compared with CFD. Although both…

• 3 min read
CFD , Conjugate Heat Transfer , Pointwise , Fidelity CFD , engineering , simulation software , Thermal Analysis , Cadence CFD , Meshing , FEA

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre Xに移行するには？

Spectre Xへの移行は、シミュレーションの需要や検証タスクの数が飛躍的に増加している時代に、生産性を向上させるための重要な決断となります。昨今、先端ノード…

• less than a min read
spectre aps , Spectre , analog design , japanese blog , spectre x , Spectre X Simulator , verification

System, PCB, & Package Design 

Sigrity and Systems Analysis 2022.1 HF3 Release Now Available

The Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2022.1 HF3 release is now available…

• 3 min read
Sigrity and Systems Analysis , Clarity 3D Layout , Sigrity XtractIM , Sigrity PowerDC , Clarity 3D Solver , T2B , Clarity 3D Workbench

Breakfast Bytes

Linley: Chiplets for Infrastructure Silicon

At the recent Linley Fall Processor Conference, R. "Suds" Sudhakar of Cisco gave…

• 5 min read
featured , linley processor conference , Cisco , 3DIC , datacenter

Digital Design

How Does Marvell Improve Productivity and TapeOut Time with Automated ECO Implementation…

How to fix the bugs after RTL freeze and perform ECO. Learn how Automated ECO Implementation…

• 3 min read
ECO , Conformal ECO Designer

Breakfast Bytes

Agricultural Equipment for Kids

If you have been reading Breakfast Bytes for a long time, then you will know that…

• 6 min read
agricultural electronics

Breakfast Bytes

Linley Keynote Fall 2022

Last week was the Linley Fall Processor Conference. That still seems to be the name…

• 6 min read
linley processor conference , Linley , techinsights , AI

PCB設計／ICパッケージ設計

2022年10月リリース、OrCAD / Allegro 22.1 の新機能ハイライト

OrCAD® 及び Allegro® 22.1が Cadence Downloads からダウンロード可能になりました。本ブログでは、このリリースにアクセスするための重要なリンクと…

• 1 min read
TopXp , PSpiceA/D , 22.1 , PSPICE , Allegro Pulse , Topology Explorer , Allegro System Capture , japanese blog , Allegro PCB Editor , Pulse , Allegro

Computational Fluid Dynamics

CFD Innovators Digest - Your New CFD Newsletter

The Cadence Fidelity CFD team invites you to subscribe to our updated and consolidated…

• less than a min read
CFD , Pointwise , Computational Fluid Dynamics , NUMECA

Life at Cadence

What Does Cadence Do?

Cadence is a pivotal leader in electronic systems design, building upon more than…

• 3 min read
featured

Breakfast Bytes

EDPS: Transitioning from 5G to 6G

At the recent EDPS, the keynote on the second day was by Mallik Tatipamula. He is…

• 4 min read
5G , Ericsson , EDPS , mobile , 6G

Life at Cadence

3DGS Is Making Electrical Circuits in Glass

3D Glass Solutions Inc. (3DGS) is a leading manufacturer of electrical circuits in…

• 1 min read
awr , designed with cadence , oncloud
CDNS - Fix Layout Hompage