Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

System, PCB, & Package Design 

System Analysis Knowledge Bytes - Early System-Level Thermal Analysis

This post introduces you to the CAD capabilities of the Celsius Thermal Solver. It…

• 3 min read
Celsius Thermal Solver , Cadence Online Support , RAK , Celsius 3D , Thermal Analysis

Corporate News

The History of Electronics in Sports

In today's fast-paced world, technology touches nearly every part of our lives, including…

• 5 min read
featured , PSPICE , design excellence , Tensilica , 49ers , McLaren Racing , olympic , Olympics , AI , technology

Learning and Support

CadenceLIVE Silicon Valley 2024

CadenceLIVE Silicon Valley 2024 was a notable event recently held at the Santa Clara…

• 2 min read
digital design , Semiconductor , bridgingthelearninggap , cadencelive , online training

SoC and IP

Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics

PCI-SIG DevCon 2024 was a great success for Cadence. We posted the blog, Cadence…

• 2 min read
Design IP , IP , featured , PHY , 128 GT/s , PCIe 7.0 , PCIe , Optics , SerDes , SerDes IP

カスタムIC／ミックスシグナル

Virtuoso Studio: 動作点パラメータ値を簡単にレビューする

当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ…

• less than a min read
Operating point summary window , Virtuoso Studio , Operating Point Information , 動作点情報 , Virtuoso Analog Design Environment , カスタムIC設計 , japanese blog , Custom IC Design , Virtuoso ADE Explorer , Virtuoso ADE Assembler , ADE Assembler , IC23.1

Data Center

Reimagine Enterprise Data Center Design and Operations

Ever feel like the only constant in the data center industry is that things are always…

• 3 min read
featured , data center , digital twin

Cloud

Silvus Achieves Faster Tapeout of Advanced RF-MS Chip with Cadence Managed Cloud

Silvus Technologies announced the successful tapeout and bring-up of an advanced…

• 1 min read
featured , Managed Cloud , EDA , cloud

SoC and IP

How Cadence Is Expanding Innovation for 3D-IC Design

The market is trending towards integrating and stacking multiple chiplets into a…

• 5 min read

Corporate News

Cyborg Games at Olympics: Fusion of Technology and Physical Prowess

Envision a competition where athletes rely on their physical prowess and harness…

• 5 min read
Exoskeletons , Cyborg Games , Prosthetics , Olympics , 2024 Paris Olympics , technology

SoC and IP

Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon ‘24

PCI-SIG DevCon 2024 – 32 nd Anniversary For more than a decade, Cadence has been…

• 6 min read
Design IP , IP , PHY , PCIe 7.0 , PCIe , semiconductor IP , SerDes , PCI Express , PCI-SIG

Analog/Custom Design

Start Your Engines: Create and Insert Connect Modules for Mixed-Signal Verificat…

Read this blog to know how you can easily create and insert connect modules using…

• 8 min read
AMS , AMS Designer , Mixed-Signal , AMS simulation , mixed-signal design , AMS Verification , mixed-signal verification

Corporate News

NV5 Is Optimizing Data Center Efficiency, Performance, and Reliability

NV5 is a leading engineering firm at the forefront of designing AI compute data centers…

• 1 min read
CFD , NVIDIA , data center , designed with cadence , Computational Fluid Dynamics , AI , Cadence Reality DC

Corporate News

Electronics Everywhere and AI-Driven Design at IMS

Imagine a world where everything is electrified. From smart homes to wearable tech…

• 4 min read
IMS , featured

Computational Fluid Dynamics

Cadence CFD Advances Greener Turbomachinery at ASME Turbo Expo 2024

The ASME Turbo Expo 2024 is all about propelling towards a net-zero future in propulsion…

• 3 min read
propulsion , Lunch and Learn , turbomachinery , ASME Turbo Expo , Computational Fluid Dynamics , simulation software

Analog/Custom Design

Virtuoso Studio: How Do You Name Simulation Histories in Virtuoso ADE Assembler?

This blog describes an efficient way to name the histories saved by the simulation…

• 2 min read
Virtuoso Analog Design Environment , Custom IC , Virtuoso ADE Assembler , ADE Assembler , IC23.1 , Virtuoso IC23.1

Verification

USB4 Version 2.0 – Gen4 Link Recovery

USB4 Version 2.0 specification was released by the USB Promoter Group two years back…

• 2 min read
USB4 VIP , USB4v2 , usb4 , USB4 Version 2

SoC and IP

Chiplet Integration in the Automotive Realm

As technology continues to advance, the automotive industry is rapidly transforming…

• 4 min read
Automotive , ucie , chiplets , 3D-IC , design flow , d2d , verification

Analog/Custom Design

Start Your Engines: Optimizing Mixed-Signal Simulation Efficiency

During a mixed-signal simulation, the analog engine usually dominates the simulation…

• 2 min read
AMS , mixed-signal methodology , AMS Designer , Start Your Engines , AMS simulation

Corporate News

The Alchemy of Wearables: Transforming Performance at the Olympics

The Olympic games have always been a platform for displaying the extraordinary potential…

• 5 min read
wearables , Olympics , 2024 Paris Olympics , technology
CDNS - Fix Layout Hompage