Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Computational Fluid Dynamics

Go Zero Emission with Plug-In Buoys for Ships

There has been persistent traffic in the American ports with tons of containers stacked…

• 2 min read
marine traffic , Mooring , shorepower , buoys , GHG emissions

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre 電圧ドメイン・チェック

Spectre®回路シミュレータは、過渡解析やその他の解析を実行することなく、典型的なセットアップや設計上の問題を特定することができる、スタティックまたはトポロジー…

• less than a min read
Spectre 21.1 , Analog Simulation , Spectre Circuit Simulator , japanese blog , Spectre X Simulator

Breakfast Bytes

DATE 2022 Now Fully Virtual

As you can tell from the title of my DATE 2022 preview post Save the DATE: Design…

• 1 min read
DATE , date 2022 , design and test europe

Verification

Optimizing CPU Time, TAT, and Disk Space using Cadence Xcelium Advanced Technologies…

Design for Testability (DFT) simulation is crucial to the SOC design process: rapid…

• 8 min read
System Design and Verification , PPA , Disk Space optimization , xcelium , HREF

Analog/Custom Design

Virtuoso ICADVM20.1 ISR23 and IC6.1.8 ISR23 Now Available

The ICADVM20.1 ISR23 and IC6.1.8 ISR23 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso RF , Layout EXL , Virtuoso Analog Design Environment , Virtuoso , ICADVM20.1 , IC Release Blog , Virtuoso Layout Suite , Custom IC , IC6.1.8 , Floorplanner , Allegro , ADE Assembler

Life at Cadence

4 Ways Computational Software Is Transforming System Design and Hardware Design

System and Hardware Design Strides and Challenges Electronics systems are changing…

• 7 min read
computational software

Breakfast Bytes

The Return of Breakfast Bytes

If you are an avid follower of Breakfast Bytes, and of course, you should be, you…

• 2 min read
covid

SoC and IP

High-Speed 112G Design and COM Dependencies

The design impairments such as SoC packaging, package-to-board impedance mismatch…

• 5 min read
high-speed , 112g , SerDes , SerDes IP , COM Dependencies , Log-Reach

Life at Cadence

Volunteering in Today’s World

Cadence recently announced its sixth Season of Giving. Giving back is a special part…

• 3 min read
Culture , Cadence Cares , cadence , giving back , Season of Giving , LifeAtCadence , life at cadence , volunteer , cadence emea

System, PCB, & Package Design 

System Analysis Knowledge Bytes: Tips for Accelerating Power Signoff in Chip-package…

This blog discusses PLOC grouping optimization which provides the flexibility in…

• 4 min read
Voltus IC Power Integrity Solution , Chip-package Co-analysis , PLOC GROUPING OPTIMIZATION , Sigrity XtractIM , PLOC

The India Circuit

Mentor Story: Roli Sinha - Cadence Scholarship Program

Introduced five years ago, the Cadence Scholarship Program is the flagship CSR program…

• 3 min read
CadenceCares , CadenceScholarshipProgram , cadence , Cadence India

Computational Fluid Dynamics

This Week in CFD

As my friend Brian says, "Something weekend this way comes." But first, it's time…

• less than a min read
CFD , webinars , Computational Fluid Dynamics , CFD Applications

Verification

Re-Timer – The Key for High-Speed Signal Transmission in USB4 Systems

The objective of USB4 protocol to achieve high speed signal transmission and thereby…

• 1 min read
Re-timer , USB4 VIP , VIP , usb4 , usb4 router

System, PCB, & Package Design 

ASCENT: 3 Reasons to Use Live BOM for Your Bill of Materials

A product is only as good as its components, which makes selecting good components…

• 3 min read
17.4 , LIVE BOM , 17.4-2019 , Allegro System Capture , Part Search , ASCENT , BOM , Schematic , Allegro

PCB、IC封装：设计与仿真分析

PCB 的 DDR4 布线指南和 PCB的架构改进

计算机领域总是在持续不断地进步，始终有发展变化和更新迭代等待着我们去体验和探索。从头开始打造一台新的 PC 是一种令人愉悦的体验，有新一代标准时更是如此。说到这里…

• 1 min read
Chinese blog , DDR4 , 布线 , PCB设计 , Layout , 中文 , Allegro

Academic Network

Introducing DATE 2022 Young People Program

The DATE conference , the biggest EDA conference in Europe will find place 14-23…

• 3 min read
opdk , DATE , Career Fait , 2Horizons , Career Forum , Young People Program , DATEBarCamp

The India Circuit

DVCON India 2021 - A Quick Summary

Another DVCon India, the ‘Mecca’ for Design and Verification Engineers, took place…

• 3 min read
DVCon India , Cadence Protium , Cadence Palladium , Cadence Xcelium ML , Cadence Xcelium

Life at Cadence

Attain Functional Safety with the Midas Safety Platform

The rapid increase in innovations such as ADAS, lidar, radar, and automation has…

• 7 min read
Safety Solution , Automotive , functional safety , midas , FMEDA , ISO 26262 , ADAS , Safety Compliance

Analog/Custom Design

Spectre Tech Tips: Spectre Voltage Domain Check

This blog introduces you to the static voltage domain check in the Spectre circuit…

• 3 min read
Spectre 21.1 , Analog Simulation , Spectre Circuit Simulator , Spectre X Simulator
CDNS - Fix Layout Hompage