Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
• 8 min read
featured , physical ai , HGR , AI , Honda
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Analog/Custom Design

Quantus Assistant: Your AI Copilot for RC Extraction

An AI-powered copilot for Quantus that answers RC extraction questions in plain language…

• 5 min read
Cadence Quantus Copilot , Quantus Extraction Solution , qrc , Quantus , Custom IC Design , Assisted Flows , Virtuoso Layout Suite

Data Center

Scale Up vs. Scale Out in Modern AI Factories

Choosing pod fabrics, planning bisection bandwidth, and managing ordering semantics…

• 7 min read
GPU data center , data center , hyperscale data center , Data Center architecture

中文技术专区

CES 2026 回顾：基于真实可用的 eUSB2V2 系统演示 筑牢信任基石

没有什么比一套真实可用的系统更能建立信任。 这正是我们在拉斯维加斯 CES 2026 展会上展示的核心理念 —— 我们成功演示了业内首创的 3nm eUSB2V2…

• 1 min read
Design IP , IP , CES , USB , USB 2.0 , semiconductor IP , AI

Computational Fluid Dynamics

Setting New Windsurfing Record Speeds Above 100 KPH With Fidelity CFD

The Zephir Project, a high-performance research program led with ALTEN, was initiated…

• 4 min read
FINE Marine , featured , Fidelity CFD , Windsurfing , Zephir Project , Hydrodynamics , ALTEN

SoC and IP

SOCAMM: Modernizing Data Center Memory with LPDDR6/5X

Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the…

• 3 min read
Design IP , AI Inferencing , AI Factories , ip cores , lpddr5x , AI training , Lpddr6

Cadence Japan

東レの3Dプリンタ用樹脂粉末データを「Digimat」材料データベースに追加

3Dプリンタ造形における軽量化と高強度を両立する設計を支援 エムエスシーソフトウェア株式会社 (本社：東京都千代田区、代表取締役社長:今野ソックス真生、ケイデンスグループ…

• less than a min read
news story , featured , MSC Software , Digimat , japanese blog

Corporate News

CadenceLIVE Silicon Valley 2026: Powering AI, Transforming Design

Discover the future of electronics and system design at CadenceLIVE Silicon Valley…

• 3 min read
featured , NVIDIA , AI for design , broadcom , cadencelive , design for AI

Verification

EUSB2 V2 Explained: Multi Gigabit Symmetric and Asymmetric Operation

eUSB2‑V2 is stepping into the spotlight at a time when hardware designers are being…

• 4 min read
Verification IP , eUSB2v2 , eUSB , verification

Cadence Japan

Cadenceが「Where You Work Matters」でプラチナ認定雇用主に選出

Cadenceは、2026年の「Where You Work Matters」リストでプラチナ認定雇用主に選出されました。本評価は、質の高い仕事を創出や従業員の成長機会を広げる取り組みが高く評価されたものです…

• less than a min read
news story , featured , japanese blog

Digital Design

Training Webinar Series: Boost Design Productivity with Cadence Digital Tools

Stay tuned to this webinar series that helps designers explore Cadence’s latest Digital…

• 3 min read
DFT , Innovus Implementation System , RTL-to-GDSII , IEEE 1500 , PPA , Digital Implementation , Genus Synthesis Solution , TAT , RTL2GDSII , Synthesis , Tempus Timing Signoff Solution , QoR , RTL Design Studio

Physical Systems Simulation (CAE)

BETA CAE 2025.1HF2 Software Release Available

Cadence BETA CAE released its 2nd Hot Fix of 2025.1 for ANSA, EPILYSIS, META, FATIQ…

• 5 min read
Automotive , Beta CAE

Digital Design

Stop Chasing IR Drop at Signoff: See It Early, Fix It Once

Early Rail Analysis (ERA) is a shift‑left power integrity methodology that exposes…

• 2 min read
digital badge , Training and Support , Early Rail Analysis , rail analysis , Voltus IC Power Integrity Solution , Innovus Implementation System , Digital Implementation , silicon signoff , IR drop

Digital Design

Can AI + EDA Really Fix IR Drop? Inside the Voltus InsightAI Training Course

This blog provides an in-depth look at Voltus InsightAI, Cadence’s generative AI…

• 3 min read
Training and Support , Innovus Implementation System , badge , Power Integrity , Voltus InsightAI , Digital Implementation , IR drop

Cadence Japan

株式会社ベリフォアが日本ケイデンス・デザイン・システムズ社に統合されました

このたび、2026年4月1日付で株式会社ベリフォアは、日本ケイデンス・デザイン・システムズ社へ正式に統合されました。 ベリフォアは、半導体設計の検証分野で高い技術力を持ち…

• less than a min read
japanese blog

SoC and IP

One PHY, Zero Tradeoffs: Multi-Protocol PHY for Edge AI Interface Consolidation

From smart cameras to autonomous vehicles and compact edge servers, edge AI is pushing…

• 2 min read
Automotive , Edge AI , Design IP , PHY , DisplayPort , Ethernet standards , USB , Ethernet , PCIe , PCIe Gen3 , SerDes , SerDes IP , PCIe PHY , multi-protocol

Corporate News

Cadence at NVIDIA GTC 2026: From AI Factories to Molecular Discovery

At NVIDIA GTC 2026 , the industry conversation continued its shift beyond incremental…

• 4 min read
GTC2026 , AIEngineering , Engineering Simulation , featured , agentic ai , cadence , AI Factories , Molecular Discovery , semiconductor design , Digital Twins , HPC , AI , Accelerated Computing

Verification

Powering the Future of Memory-Centric Computing with CXL 4.0 VIP

CXL 4.0 Verification IP Now Available! Empowering Advanced AI, HPC, and Data-Centric…

• 2 min read
Verification IP , CXL3.0 , verification

System, PCB, & Package Design 

Streamlining SI/PI Analysis with Clarity 3D Solver’s New ACE Technology

Today’s complex electronic designs, particularly in the context of high-speed interconnects…

• 3 min read
featured , Allegro Package Designer , 3D EM simulation , Clarity 3D Solver , Clarity Automated Channel Extraction , Clarity ACE , allegro x

Physical Systems Simulation (CAE)

BETA CAE Team Announces 2025.2HF1 Software Release

The first Hot Fix of 2025.2 is now available for ANSA, EPILYSIS, META, FATIQ, SPDRM…

• 5 min read
Automotive , Beta CAE
CDNS - Fix Layout Hompage