Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
Corporate 22 Jul 2026 • 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent

Corporate News

AI Infrastructure Starts Beyond the Chip

Why Advanced Packaging and PCB Design Have Become the Next Frontier of Innovation…

Corporate
Corporate 15 Jul 2026 • 8 min read
chip , featured , AI infrastructure , agentic ai , packaging
cdns - all_blogs_categories

  • All 6469
  • Corporate News 273
  • Life at Cadence 206
  • Academic Network 169
  • Analog/Custom Design 807
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 471
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 436
  • System, PCB, & Package Design  1020
  • Verification 1337
  • Cadence Japan 18
  • Physical Systems Simulation 28

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

TSMC OIP: N3E/N4P, 3DFabric, Analog Migration

Today, it ia TSMC's OIP, the Open Innovation Platform Ecosystem Forum. I will write…

Paul McLellan 26 Oct 2022 • 4 min read
OIP , RF , mmwave , n3e , TSMC , n4p , n16

RF Engineering

μWaveRiders: Cadence AWR Design Environment V22.1 Software Release Highlights

The Cadence AWR Design Environment V22.1 production release is now available for…

TeamAWR 26 Oct 2022 • 5 min read
RF , RF Simulation , AWR Analyst , Circuit simulation , AWR Design Environment , awr , EDA , AWR AXIEM , RF design , Circuit Design , AWR V22.1 release , microwave office , Visual System Simulator (VSS)

Computational Fluid Dynamics

On-Demand Webinar - Reduce Ship Fuel Emissions and Costs Through CFD Optimizatio…

Ship designs, made in CAD software, are becoming more complex every day, and CFD…

AnneMarie CFD 26 Oct 2022 • less than a min read
CFD , naval archicture , Marine Engineering , shipping , greenhouse gases , FINE Marine , marine design , marine , fine/marine , Computational Fluid Dynamics , sustainability

Computational Fluid Dynamics

Women in CFD with Shi Yee Lim

The Women in CFD series highlights the career expedition of women in computational…

Veena Parthan 26 Oct 2022 • 5 min read
CFD , product engineer , fluid dynamics , WomenAtCadence , Fidelity CFD , women in engineering , engineering , simulation software , NUMECA , Women in CFD

Cloud

For Advanced Chip Design, It’s Time To Go Cloud-First

EDA in the cloud is on the cusp of mass adoption. Semiconductor companies big and…

Mahesh Turaga 25 Oct 2022 • 6 min read
SaaS , featured , cloud

Breakfast Bytes

Jasper User Group 2022: Ziyad's SOTU

This year's Jasper User Group meeting took place last week. As usual, the meeting…

Paul McLellan 25 Oct 2022 • 3 min read
Jasper User Group , featured , JUG , formal , jjasper , Formal verification

Verification

DisplayPort (DP) Tunneling over USB4

USB4 is an industry standard that tunnels three different protocol specifications…

tfox 24 Oct 2022 • 2 min read
Verification IP , USB4 VIP , USB4v2 , USB4 DP Tunneling , DP Tunneling , usb4

Computational Fluid Dynamics

Last Week at Fidelity CFD

Good morning and welcome to the last full week of October. Before we plunge into…

John Chawner 24 Oct 2022 • 4 min read
Marine Engineering , automotive engineering , FINE Marine , turbulence , geometry cleanup , overset meshing , RANS , solar vehicles , Pointwise , cadencelive , scale-resolving simulation , Mesh Generation

Breakfast Bytes

IEDM and RISC-V Summit 2022 Previews

There are two big events coming up in the first couple of weeks of December. IEDM…

Paul McLellan 24 Oct 2022 • 5 min read
risc-v , risc-v summit , IEDM

Verification

Demystifying PCIe Lane Margining Technology

Lane Margining which was introduced in PCIe 4.0 and has been a very important technology…

mrana 21 Oct 2022 • 3 min read
Verification IP | Functional Verification | VIP | System Verification | simulation | verification

Breakfast Bytes

Cadence, McLaren, and the United States (Austin) Grand Prix

As you probably know, Cadence has a technology partnership with McLaren racing. I…

Paul McLellan 21 Oct 2022 • 5 min read
CFD , F1 , mclaren , formula 1

Life at Cadence

Building Confidence through the Cadence Returnship Program

Re-entering the high-tech field after taking a break to prioritize family can be…

Michelle Hoffmann 20 Oct 2022 • 1 min read
Cadence Culture , returnship

System, PCB, & Package Design 

Cadence OrCAD and Allegro 22.1 is Now Available

The OrCAD® and Allegro® 22.1 release is now available at Cadence Downloads . This…

AllegroReleaseTeam 20 Oct 2022 • 6 min read
TopXp , Cadence Design Systems , Sigrity Aurora , PSpiceA/D , 22.1 , PSPICE , Topology Explorer , PCB design , Allegro System Capture , Allegro PCB Editor , Pulse , Allegro

Life at Cadence

IQM Is Building the Next Generation of Quantum Computers

IQM seeks to solve one of the greatest technological challenges globally: building…

Corporate 20 Oct 2022 • 1 min read
RF , awr , designed with cadence

Life at Cadence

RISC-V Is Thriving – Here’s What You Need to Know

RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley…

Corporate 20 Oct 2022 • 4 min read
risc-v

Breakfast Bytes

Latinx Heritage Month

Last week, Cadence held a Mercado Fiesta on the campus to celebrate Latinx Heritage…

Paul McLellan 20 Oct 2022 • 2 min read
latinx , latinx heritage month , Hispanic

Analog/Custom Design

Start Your Engines: Clone your AMS Designer Testcases and Rerun them Anywhere

Design Capture and Packaging (DCP) utility lets you isolate, capture and package…

Andre Baguenie 20 Oct 2022 • 5 min read
mixed signal design , AMS Designer , AMSD , Start Your Engines , Mixed-Signal , Design Capture , Cadence Community

Digital Design

HLS for AI/ML Models: TensorFlow to RTL

Artificial Intelligence (AI) plays a key role in semiconductors to meet the challenging…

Vinod Khera 19 Oct 2022 • 3 min read
Stratus HLS , Genus

Computational Fluid Dynamics

Augment Certainty of Bio-simulation Studies with Computational Fluid Dynamics

Computational fluid dynamic (CFD) simulations have a lot to offer for a top-level…

Veena Parthan 19 Oct 2022 • 4 min read
openeye scientific , molecular sciences , Computational Fluid Dynamics , fluid dynamics , Fidelity CFD , Cadence CFD , drug delivery mechanism
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information