Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
Corporate 22 Jul 2026 • 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent

Corporate News

AI Infrastructure Starts Beyond the Chip

Why Advanced Packaging and PCB Design Have Become the Next Frontier of Innovation…

Corporate
Corporate 15 Jul 2026 • 8 min read
chip , featured , AI infrastructure , agentic ai , packaging
cdns - all_blogs_categories

  • All 6469
  • Corporate News 273
  • Life at Cadence 206
  • Academic Network 169
  • Analog/Custom Design 807
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 471
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 436
  • System, PCB, & Package Design  1020
  • Verification 1337
  • Cadence Japan 18
  • Physical Systems Simulation 28

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

カスタムIC/ミックスシグナル

Spectre Tech Tips: ダイナミック電流密度チェック

デバイスと回路の信頼性は、個々のMOSFET デバイスが短時間に消費する電力と、発生する熱の量に大きく依存しています。信頼性と寿命を向上するために、回路設計者はデザイン内のデバイスの消費電力を最適化する必要があります…

Custom IC Japan 19 Oct 2022 • 1 min read
spectre aps , Spectre 21.1 , Dynamic Checks , Dynamic design checks , Spectre Circuit Simulator , Spectre , japanese blog , spectre x

Verification

USB4 Version 2.0 – Next frontier in High-Speed Data Tunneling

USB4 Version 2.0 specification was recently released by the USB Promoter Group. This…

Neelabh 19 Oct 2022 • 2 min read
USB4 VIP , USB4v2 , usb4 , USB4 Version 2

Computational Fluid Dynamics

Last Week at Fidelity CFD

It's Monday and time to look back on what happened last week here at Cadence Fidelity…

John Chawner 19 Oct 2022 • 3 min read
CFD , turbomachinery , webinars , Pointwise , Computational Fluid Dynamics , fluid dynamics , Fidelity CFD , Mesh Generation

Computational Fluid Dynamics

On-Demand Webinar - Predicting Aerodynamic Flow Around Automotive Vehicles

Predicting aerodynamic flow physics around automotive vehicles is a complex endeavor…

AnneMarie CFD 19 Oct 2022 • less than a min read
CFD , Automotive , external aerodynamics , automotive engineering , featured , Computational Fluid Dynamics , fluid dynamics , simulation software , Aerodynamics

Digital Design

Voltus Voice: How to Find Functional Power Vectors that Matter Quickly

Vector profiling enables ASIC designers to quickly identify areas with maximum activity…

bertrandgenneret 19 Oct 2022 • 6 min read
switching power , Low Power , Voltus IC Power Integrity Solution , power consumption , Power Signoff , Power Profile , Digital Implementation , switching activity , Power Analysis , vector profiling

Life at Cadence

Formula 1: Hybrid Design vs. Density and Compact Design Optimization

Understand the role that density and compact design optimization play when designing…

Corporate 19 Oct 2022 • 5 min read
F1 , optimization , density , formula 1

Breakfast Bytes

USB-C – The Least Standard Standard Ever

In a post in our verification blog , Neelabh Singh told us that USB4 Version 2.0…

Paul McLellan 19 Oct 2022 • 3 min read
usb 4.0 , USB , USB-C

Verification

Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation Te…

An Alternate Protocol negotiation (APN) can be understood as a non-PCIe protocol…

Somya Bansal 19 Oct 2022 • 3 min read
CXL , Verification IP , cadence , Functional Verification , VIP , PCIe , coherency , TripleCheck

Breakfast Bytes

HOT CHIPS: Arm's Morello

HOT CHIPS was back in the summer, and I covered it in two overview posts (and some…

Paul McLellan 18 Oct 2022 • 5 min read
morello , hot chips , ARM , cheri , capability

System, PCB, & Package Design 

Enflame Unveils Lab-Correlated Design and Analysis Methodology for 2.5D HBM Desi…

At CadenceLIVE China 2022, AI-startup, Enflame Technology, revealed how their engineering…

Sigrity 17 Oct 2022 • less than a min read
SI , PI , IC , SSN anlysis , IC Packaging , Sigrity XcitePI , Co-Analysis , Power Integrity , CadenceLIVE China , Advanced-IC Package design , silicon interposer , Signal Integrity , 2.5D HBM , cadencelive , Sigrity SystemSI , Clarity 3D Solver , simulation

Verification

CXL 3.0 Scales the Future Data Center

CXL is emerging as the industry focal point for coherent I/O with Open CAPI and Gen…

Claire Ying 17 Oct 2022 • 4 min read
CXL , Verification IP , Memory , System Design and Verification , VIP , PCIe , Funcional Verification , coherency , PCIe 6.0 , AI , data centers , cloud computing , verification

Breakfast Bytes

CadenceLIVE Boston: State-of-the-Art Heterogeneous Integrated Packaging (SHIP)

Congress and the military love to come up with cute acronyms for programs, and so…

Paul McLellan 17 Oct 2022 • 3 min read
RF , SiP , ship , ship-rf , 3dhi

Verification

Unraveling New Introduced PCIe 6.0 L0p

The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer…

xinmu 17 Oct 2022 • 4 min read
Verification IP , VIP , PCIe , pcie gen6 , verification

Computational Fluid Dynamics

Streamline Reading and Writing Files from Fidelity Pointwise

For a CFD solution, a CAD geometry goes in and a CFD mesh comes out! Only if it was…

Veena Parthan 16 Oct 2022 • 6 min read
Meshing Monday , geometry cleanup , Computational Fluid Dynamics , engineering , simulation software , Mesh Generation , Cadence CFD , Fidelity Pointwise

Verification

Unraveling PCIe 6.0 Training Sequences Update and Verification Challenges

The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer…

xinmu 14 Oct 2022 • 4 min read
Verification IP , PCIe , pcie gen6 , verification

System, PCB, & Package Design 

System Analysis Knowledge Bytes: Simplifying Signal and Power Integrity Analysis…

This System Analysis Knowledge Bytes blog describes how Sigrity Aurora can help simplify…

deeptik 14 Oct 2022 • 8 min read
IDA , Sigrity Aurora , Sigrity Topology Explorer , Power Integrity , SI/PI Analysis , Allegro Package Designer , Signal Integrity , PCB design , Clarity 3D Solver

Breakfast Bytes

Samsung Foundry Roadmap 2022

Recenty, it was the Samsung Foundry Forum (SFF). In fact, there was a pre-event for…

Paul McLellan 14 Oct 2022 • 4 min read
Samsung , samsung foundry , samsung foundry forum , sff , safe

Computational Fluid Dynamics

Fidelity Pointwise 2022.1 Hot Fix 2 Now Available

Fidelity Pointwise 2022.1 Hot Fix 2 is now available for download and production…

AnneMarie CFD 14 Oct 2022 • 1 min read
featured , Pointwise , Computational Fluid Dynamics , fluid dynamics , Mesh Generation , Meshing

Academic Network

Shift-Left Methodology for the Development of Hardware Accelerators Education Kit…

In order to describe the purpose of this education kit , let’s leave the EDA turf…

Anton Klotz 13 Oct 2022 • 3 min read
virtual prototyping , featured , Education Kit , Tensilica , Stratus , SystemC , high level synthesis , helium
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information