Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
• 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
• 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
• 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent

Corporate News

AI Infrastructure Starts Beyond the Chip

Why Advanced Packaging and PCB Design Have Become the Next Frontier of Innovation…

Corporate
• 8 min read
chip , featured , AI infrastructure , agentic ai , packaging
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Life at Cadence

Hassle-Free Rigid-Flex PCB Bending EM Analysis

The functionality, safety, and effectiveness of devices using rigid-flex PCBs are…

• 4 min read
rigidflex , electromagnetic

Life at Cadence

Butterfly Network Puts Ultrasound on a Chip with Cadence

About two-thirds of the world’s population lacks access to medical imaging, whether…

• 1 min read
featured , designed with cadence , vision , butterfly network

Breakfast Bytes

2022 Kaufman Award Honors Giovanni De Micheli

This year's Kaufman Award honors Giovanni De Micheli, usually known as Nanni. Of…

• 5 min read
Kaufman Award , CEDA , IEEE , kaufman hall of fame , esd alliance

Verification

Unraveling PCIe 6.0 FLIT Mode Challenges

The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer…

• 6 min read
Verification IP , featured , verification strategy , Functional Verification , VIP , PCIe , pcie gen6 , verification

Analog/Custom Design

Virtuoso ICADVM20.1 ISR28 and IC6.1.8 ISR28 Now Available

The ICADVM20.1 ISR28 and IC6.1.8 ISR28 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Layout EXL , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Verification

Importance of MDIO Interface for Ethernet.

M edia I ndependent I nterface M anagement ( MIIM ), or M anagement D ata I nput…

• 1 min read
Verification IP , uvm , SoC verification , IP verification , Ethernet VIP , Functional Verification , Cadence VIP portfolio , MDIO Interface , Ethernet

Life at Cadence

How Is the Semiconductor Industry Handling Scaling: Is Moore's Law Still Alive?

The chip design industry is going through exciting times. Process nodes with smaller…

• 5 min read
advanced process nodes , Genus Synthesis Solution , Innovus Implementation

Digital Design

Relax in Summer with Cooler IC chips and Ice-Cream! Do you want to Explore the Recipe…

Are you passionate about cooking? Err... Don't think it is a regular cooking class…

• 1 min read
Low Power , Genus , IEEE 1801 , UPF , Synthesis

Breakfast Bytes

TSMC OIP Preview 2022

I have pointed out before that you really only get two opportunities a year to get…

• 2 min read
OIP , TSMC

Breakfast Bytes

Cadence Certus Closure Solution: Automated Full-Chip Optimization

Today, we announced the Cadence Certus Closure Solution, the first-of-its-kind fully…

• 2 min read
featured , Tempus , tempus eco , STA , static timing , certus

Life at Cadence

Artificial Intelligence Is Revolutionizing Computational Software

What does the term computational software mean? The shortest explanation is that…

• 4 min read
artificial intelligence , computational software , EDA , AI

Computational Fluid Dynamics

Last Week at Fidelity CFD

Rise and shine for another week in the world of CFD. Here's what you missed last…

• 3 min read
CFD , Marine Engineering , transition , FINE Marine , unsteady flow , turbomachinery , turbulence , tweak , Computational Fluid Dynamics , machine learning , webinar , nonlinear harmonic , cadencelive , Hydraulic Turbines , nlh , Mesh Generation

Breakfast Bytes

3D Heterogeneous Integration (3DHI)

Shakespeare (in Romeo and Juliet) wrote: What's in a name? That which we call a…

• 4 min read
system-in-package , SiP , featured , chiplet , 3dhi , system-on-chip , 3DIC , SoC , 2.5D IC , heterogeneous integration

Academic Network

Academic and Entrepreneur Tracks at CadenceLIVE Europe 2022

I am very happy to announce that registration for the in-person CadenceLIVE Europe…

• 2 min read

Verification

USB4 Version 2.0 Announced

USB Promoter Group has announced the pending release of the USB4® Version 2.0 specification…

• less than a min read
usb4

Computational Fluid Dynamics

Generate Quads/Hexes at the Speed of Trias

The quadrilateral-dominant meshing algorithm within Fidelity Pointwise generates…

• 4 min read
CFD , Meshing Monday , Pointwise , Fidelity CFD , engineering , simulation software , Cadence CFD , Meshing , meshing algorithms

Breakfast Bytes

Tesla AI Day 2022

On Friday, September 30th, from 6 pm until well after 9 pm Tesla held its AI Day…

• 6 min read
Automotive , tesla , optimus , SDC , robot , AI

Verification

Struggling with Coverage Convergence – Give your Verification Wings with Xcelium…

Functional verification consumes more than 70% of the labor invested in today’s SoC…

• 1 min read
coverage , machine learning , xcelium , simulation

PCB設計／ICパッケージ設計

APD Plus を日本語で自習してみませんか？

Cadence Response Center (CRC)のホームページには、”ラーニング”というメニューがあり、製品の操作法や活用法を学習していただくのに便利な情報へのリンクが集められています…

• less than a min read
APD+ , 17.4 , APD , RAK , SPB17.4 , Allegro Package Designer , 17.4-2019 , japanese blog , Allegro
CDNS - Fix Layout Hompage