Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

Sunday Brunch Video for 4th July 2021

https://youtu.be/Zb8vh-JjTQk Made in Long Ridge Open Space Preserve (camera Carey…

• less than a min read
sunday brunch

Computational Fluid Dynamics

This Week in CFD

I wish I could say there was something specific that stands out in this week’s compilation…

• less than a min read
CFD , webinars , Pointwise , Computational Fluid Dynamics , Mesh Generation , Meshing , Omnis

Analog/Custom Design

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 8: Mixed-Signal Modeling…

This blog describes the behavioral modeling aspects of Verilog-AMS language that…

• 4 min read
blended , verilogams , ADE Explorer , Explorer , Verilog-AMS , training , Mixed-Signal , Verilog , Cadence training , digital badges , training bytes , Virtuoso , Analog IC Design videos , Spectre , Cadence certified , Virtuoso Video Diary , Verilog AMS , Custom IC Design , online training , Custom IC , Assembler , ADE Assembler , verification

Breakfast Bytes

Offtopic: John Muir Trail...and Weight

It is the last day before the July 4 break—Cadence is off on July 2 and 5, and I…

• 10 min read
offtopic

PCB設計／ICパッケージ設計

ASCENT: 回路図の監査機能で利用できる基本ルールについて

このブログのパート1では、Allegro® System Capture の Design Integrity ソリューションをモデル無しで利用できるという点に焦点を当てて説明しました…

• less than a min read
17.4-2019 , Allegro System Capture , japanese blog , ASCENT , Schematic , Allegro

PCB設計／ICパッケージ設計

ASCENT: PCB部品の電気的ストレス、劣化、不具合を分析する

部品の熱、ジュール熱、ヒートシンク…ボード上の何百ものデバイスについて、さまざまな動作条件でのストレスをチェックするというアイデアは、あなたがコーヒーブレイクをとれるための役に立ちそうですか…

• less than a min read
17.4-2019 , Allegro System Capture , japanese blog , ASCENT , Schematic , Allegro

PCB、IC封装：设计与仿真分析

HDI 布线的挑战和技巧

什么是 HDI 布线? HDI（ High Density Interconnects，高密度互连）布线是指运用最新的设计策略和制造技术，在不影响电路功能的情况下实现更密集的设计…

• less than a min read
Chinese blog , 17.4 , allegro 17.4 , 布线 , PCB设计 , 中文 , Allegro PCB Editor , HDI , Allegro

Analog/Custom Design

Spectre Tech Tips: Upgrading to SPECTRE 20.1

SPECTRE 19.1 ISR18, the last ISR of the SPECTRE 19.1 ISR release, was released on…

• 1 min read
Circuit simulation , Spectre

Life at Cadence

Celebrating Pride Month at Cadence

Pride Month is a time for the LGBTQ+ community and allies to come together and celebrate…

• 2 min read
inclusion , Pride Month , Culture , LGBTQ+ , cadence , LGBT , diversity , life at cadence

System, PCB, & Package Design 

BoardSurfers: Using Variables and Stacks in Allegro SKILL

In our previous blog post, we discussed how to count the number of pins and rename…

• 3 min read
17.4 , programming , BoardSurfers , 17.4-2019 , PCB design , Allegro Skill , SKILL , Allegro

System, PCB, & Package Design 

IC Packagers: Understanding Stadium-Style Cavity Package Design

Design complexity and space constraints are pushing designers to innovative novel…

• 3 min read
17.4 , IC Packaging , APD , IC Packaging & SiP design , Allegro Package Designer , 17.4-2019 , PCB design , ICPackagers

Breakfast Bytes

CadenceLIVE Google Keynote: Please Sir, I Want Some Moore

The invited keynote for the first day of the recent CadenceLIVE Americas was by Partha…

• 7 min read
google , cadencelive americas , cadencelive

PCB設計／ICパッケージ設計

Boardsurfers: Allegro DesignTrue DFM Rule Aggregatorで複数のDFMルールをマージ

一つの設計会社が複数の基板製造メーカーと連携することは珍しくありませんが、製造メーカーは恐らく、それぞれが異なるDFMルールセットを必要とするはずです。そこで、設計会社の慣習として…

• 1 min read
Allegro DesignTrue , PCB Editor , 17.4-2019 , japanese blog , Allegro PCB Editor , DFM

Breakfast Bytes

Tensilica FloatingPoint DSP Family

Recently, Cadence announced the availability of the Tensilica FloatingPoint DSP family…

• 3 min read
floating-point , Tensilica , floatingpoint

Life at Cadence

My Life at Cadence: Ludovic Perier

Cadence was recently recognized as Fortune and Great Place to Work® as one of the…

• 1 min read
Culture , GPTW , my life at cadence , great place to work , life at cadence , cadence emea

Breakfast Bytes

Cadence Report: "Hyperscale Computing Will Positively Impact Me within Five Years…

Do you know what hyperconnectivity is? It is already affecting you, whether you know…

• 6 min read
hyperscale data center , cloud , hyperscaler , hyperconnectivity

Analog/Custom Design

Virtuoso Meets Maxwell: Get Connected!

One of the strengths of the Virtuoso RF solution is the ability to handle connectivity…

• 4 min read
IC , package , cross-fabric , Edit-in-Concert , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Package Design in Virtuoso , ICADVM20.1 , Custom IC Design , Virtuoso Layout Suite EXL , RAKs , bump , VMM

Breakfast Bytes

Sunday Brunch Video for 27th June 2021

https://youtu.be/nD_AYa2AbfU Made in my car (camera: my car's phone mount) Monday…

• less than a min read
sunday brunch

Computational Fluid Dynamics

This Week in CFD

It's Friday which means it's time to take a look back at what happened in the CFD…

• less than a min read
CFD , geometry modeling , Pointwise , Computational Fluid Dynamics , CAD , Omnis
CDNS - Fix Layout Hompage