• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
Sheryl G 7 Oct 2025 • 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
Corporate 2 Oct 2025 • 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
Corporate 1 Oct 2025 • 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
Vinod Khera 28 Sep 2025 • 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology
cdns - all_blogs_categories

  • All 6082
  • Corporate News 201
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 765
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 362
  • Data Center 40
  • Digital Design 428
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 415
  • System, PCB, & Package Design  986
  • Verification 1286
  • Cadence Japan 3

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

PCB、IC封装:设计与仿真分析

计算航空航天和计算流体力学的发展与未来

本文翻译自Cadence “Computational Fluid Dynamics”专栏作者文章“ The Evolution of Computational…

SDA China 7 Nov 2021 • 2 min read
网格划分 , CFD , Chinese blog , 计算流体力学 , 流体力学 , FLO22 , Pointwise , CFD应用 , 中文 , NUMECA , 网格 , 航空航天

PCB解析/ICパッケージ解析

Sigrity / Systems Analysis 2021.1 HF3リリース(2021年9月) - 新機能ハイライト

Sigrity & Systems Analysis (SIGRITY/SYSANLS) 2021.1 HF3リリースが Cadence Downloads サイトからダウンロード可能となりました…

SPB Japan 7 Nov 2021 • 2 min read
Sigrity and Systems Analysis , Celsius Thermal Solver , Sigrity , japanese blog , Clarity 3D Solver

PCB解析/ICパッケージ解析

System Analysis Knowledge Bytes: Clarity 3D Workbenchとは?

System Analysis Knowledge Bytesブログシリーズでは、Cadence®が提供するシステム解析ツールの機能と可能性について説明しています…

SPB Japan 7 Nov 2021 • 1 min read
Sigrity and Systems Analysis , system analysis , Sigrity , japanese blog , Clarity 3D Solver

Breakfast Bytes

Sunday Brunch Video for 7th November 2021

https://youtu.be/rfVN6CA6LjQ Made in Pacifica (camera Carey Guo) Monday: Designing…

Paul McLellan 7 Nov 2021 • less than a min read
sunday brunch

Breakfast Bytes

IEDM Preview 2021

The big event for semiconductor process news is IEDM, the International Electron…

Paul McLellan 5 Nov 2021 • 3 min read
iedm 2021 , IEDM

Breakfast Bytes

Semiconductor Numbers Everyone Should Know

I wrote a post a couple of years ago Numbers Everyone Should Know . It was about…

Paul McLellan 4 Nov 2021 • 6 min read
capex , future horizons , malcolm penn , Semiconductor

Computational Fluid Dynamics

A New Era of Sustainable Ecotourism Through Design Optimization of Whale Watching…

Author: Nic de Waal, Managing Director,Teknicraft Design Based in New Zealand on…

AnneMarie CFD 4 Nov 2021 • 3 min read
CFD , naval archicture , Marine Engineering , marine , Computational Fluid Dynamics , fluid dynamics , CFD Applications , simulation software , Omnis , naval

中文技术专区

Cadence Palladium Z2企业级硬件仿真平台荣获全球电子成就奖

2021 年 11 月 3 日,由全球电子技术领域知名媒体集团 ASPENCORE 举办的“ASPENCORE 全球高科技领袖论坛 - 全球双峰会”在深圳隆重举行…

Jessica Guo 3 Nov 2021 • less than a min read
dynamic duo , ACE award , palladium z2

Breakfast Bytes

Palladium Z2 Wins an ACE Award

A few years ago, the Palladium Z1 Enterprise Emulation Platform won an ACE award…

Paul McLellan 3 Nov 2021 • 2 min read

Academic Network

Cadence Great Support to Taiwan National IC Design Competition

The Taiwan National IC Design was a great opportunity for Cadence and the Academic…

Tracy Zhu 2 Nov 2021 • 1 min read
Taiwan , Cadence Academic Network

System, PCB, & Package Design 

Cadence and Nvidia to Address EMC Simulation Challenges Using GPU Computing at EMC…

If you have ever had your car audio impacted by driving by power lines, you have…

Sigrity 2 Nov 2021 • 1 min read
EMI , Clarity 3D Transient Solver , GPU , FDTD , NVIDIA , EMC , EMCLive , time domain solver

System, PCB, & Package Design 

BoardSurfers: Exchanging Layer Stackup Data Using IPC-2581

Sharing design intent and stackup information with your manufacturer at the beginning…

vignesh k 2 Nov 2021 • 4 min read
17.4 , PCB manufacturing , Gerber , BoardSurfers , IPC , IPC-2581 Consortium , 17.4-2019 , PCB design , PCB data exchnage , Allegro PCB Editor , IPC-2581 , PCB standards , Allegro

Breakfast Bytes

Jasper User Group Preview

I have been going to the Jasper User Group for years. Before Cadence acquired Jasper…

Paul McLellan 2 Nov 2021 • 1 min read
Jasper User Group , JUG , formal , JasperGold , verification

RF /マイクロ波設計

マイクロ波製品ダイジェスト(MPD)の記事でAWR Design Environment V16ソフトウェアを紹介

5G無線システムと接続されるデバイスは、今日、考えられるすべての業界で急増しています。運転技術のリーダーは、性能、サイズ、およびコストによって定義および差別化されたRF対応の製品の市場機会を活用しています…

RF Design Japan 2 Nov 2021 • less than a min read
5G , Virtuoso RF Designer , AWR Design Environment , awr , Multiphysics analysis , RF design , AWR Media Alert , japanese blog , Allegro PCB Designer , IC design , Wireless Communication

RF Engineering

Cadence AWR Design Environment Empowers RF/Microwave System Design

Microwave Product Digest (MPD) Article Features AWR Design Environment V16 Software…

TeamAWR 1 Nov 2021 • 1 min read
5G , Virtuoso RF Designer , AWR Design Environment , awr , Multiphysics analysis , RF design , AWR Media Alert , Allegro PCB Designer , IC design , Wireless Communication

Breakfast Bytes

Designing Planet-Scale Video Chips on Google Cloud

In the last couple of months, I have attended two presentations about Google's video…

Paul McLellan 1 Nov 2021 • 4 min read
google cloud , google

Breakfast Bytes

Sunday Brunch Video for 31st October 2021

https://youtu.be/GuGgaH72-6U Made at Calistoga in Napa CA (camera Carey Guo) Monday…

Paul McLellan 31 Oct 2021 • less than a min read
sunday brunch

Computational Fluid Dynamics

This Week in CFD

Despite this being the Halloween time of year, this week's roundup of CFD news isn…

John Chawner 29 Oct 2021 • less than a min read
CFD , Pointwise , Computational Fluid Dynamics , Mesh Generation , Omnis

System, PCB, & Package Design 

IC Packagers: Module Support in IC Package Design

It is quite common to reuse memory stacks across designs. These memory stacks are…

avijeet 28 Oct 2021 • 2 min read
APD , IC Packaging & SiP design , IC Packagers , Allegro Package Designer , 17.4-2019
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information