Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
• 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent

Corporate News

AI Infrastructure Starts Beyond the Chip

Why Advanced Packaging and PCB Design Have Become the Next Frontier of Innovation…

Corporate
• 8 min read
chip , featured , AI infrastructure , agentic ai , packaging

Digital Design

Cadence RTL Design Studio: Built for the Full PPAC Journey

If you've used Joules RTL Design Studio, you already know what it can do. Now it…

raquelp
• 2 min read
Digital Design and Signoff , featured , Joules , Digital Implementation , rtlstudio

Corporate News

How the New ASK AI Assistant Makes Support More Seamless

Finding the right answer often takes more than one question. Users may start with…

Corporate
• 2 min read
featured , customer support , Generative AI , ASK Portal , ASK AI Assitant
cdns - all_blogs_categories

Blog - Post List
Latest blogs

System, PCB, & Package Design 

Machine Learning Models for SI/PI Analysis with Meshed Planes

As data rates continue to scale into the multi-tens of gigabits per second, the tolerance…

• 2 min read
3D-IC , Power Integrity , IC Packaging & SiP design , machine learning , Signal Integrity , PCB design , Clarity 3D Solver

SoC and IP

Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026

The accelerated growth in data processing and storage demands across HPC data centers…

• 2 min read
AI data center , data center , hyperscale data center , AI factory

SoC and IP

Securing Scale-Up AI: Cadence’s Complete UALink Solution

As AI systems continue to scale, adding more compute is no longer the biggest challenge…

• 4 min read
security , IP , UALink , UALinkSec , datacenter , AI

Corporate News

ams OSRAM: Lighting the Path Forward with Intelligent Sensing

For more than a century, ams OSRAM has stood at the forefront of light and sensor…

• 2 min read
designed with cadence

Analog/Custom Design

Analog Circuit Modeling Using Verilog-A within Virtuoso: A Video Series

A Practical Video Series that connects Verilog‑A Modeling to Real Circuit Behavior…

• 6 min read
Cadence blogs , ADE Explorer , Virtuoso Analog Design Environment , analog behavioral models , training bytes , Virtuoso , Spectre , Custom IC Design , Verilog-A

Verification

VLAB at the MATLAB Expo Japan 2026

The Cadence VLAB team will be part of the Cadence team present at the MATLAB Expo…

• 1 min read
Automotive , Simulink , vlab , MBSE , Testing , event , verification , Matlab

SoC and IP

PCIe 7.0 for AI Factories: Why Bandwidth Alone Isn’t Enough

AI factories are scaling rapidly. Training large models and delivering low‑latency…

• 1 min read
Design IP , AI data center , AI Inferencing , DIP , AI Factories , PCIe 7.0 , PCIe , AI training , PCIe 6.0

Corporate News

2.5D + 3D = “3.5D”!

Architecting the Next Generation of AI Silicon The semiconductor industry is no longer…

• 5 min read
Allegro X AI , Integrity 3D-IC Platform , 3D-IC , advanced packaging , AI-Driven Design , AI for design , 3.5D , AI/ML , AI , 2.5D , semiconductors

Computational Fluid Dynamics

Structured or Unstructured Meshes: What Works Best for Turbomachinery CFD

In computational fluid dynamics (CFD), meshing is a critical step for achieving reliable…

• 2 min read
Fidelity Hexpress , GAMM Turbine , Fidelity Autogrid , turbomachinery , S2V meshing , Computational Fluid Dynamics , structured meshing , unstructured meshing , Meshing , Fidelity Flow

Analog/Custom Design

Legacy Node to Advanced Silicon: Schematic Migration in Cadence Virtuoso Studio

In today’s fast-paced semiconductor industry, technology nodes evolve quickly—yet…

• 3 min read
Virtuoso Studio , Cadence training , Custom IC Design

Verification

Unraveling Precision Time Measurement (PTM)

Introduction Precision Time Measurement (PTM) is an optional capability for communicating…

• 5 min read
Verification IP , PCIe 6.0

カスタムIC／ミックスシグナル

初期検討から最終最適化までのRF設計の高速化

村田製作所は、Virtuoso Studio RF向けチューニングおよび最適化ライブラリをリリースしました。 RFおよびマイクロ波システムは、5G/6G、自動車レーダー…

• less than a min read
RF Simulation , analog/RF , awr , Virtuoso RF , RF design , microwave office , japanese blog

Analog/Custom Design

New Spectre AMS Designer Features in XCELIUM 26.03

The Spectre AMS Designer features are now available through the XCELIUM 26.03 release…

• 1 min read
AMS-Designer , AMSD , Spectre AMS Designer , AMSD Simulation , AMS-X GPU , analog assertions , idspf

System, PCB, & Package Design 

Mastering Library Development in Allegro X System Capture

Modern schematic-driven design flows rely on accurate, reusable, and well-structured…

• 2 min read
System Capture , SPB , Allegro

Analog/Custom Design

Accurate S-Parameter Simulations Using Spectre Simulator in Virtuoso Studio

Introduction: Designing Beyond DC and Time Domain Limits Imagine validating high…

• 5 min read
blended , blended training , RF , RF Simulation , Cadence blogs , Spectre RF , learning , training , digital badges , training bytes , Virtuoso , Spectre , learning map , RF design , Custom IC Design , online training , Custom IC , blog

System, PCB, & Package Design 

Debugging RAVEL Rules: From Silent Failures to Visual Proof

Debugging a RAVEL rule can be deceptively difficult. A rule may run without errors…

• 4 min read
ravel , PCB Editor , Constraint Manager , design verification , PCB design

System, PCB, & Package Design 

Unlocking High-Speed Serial Link Signal Integrity with AMI Model

As the demand for faster data rates in high-speed interfaces such as PCIe, USB, and…

• 3 min read
Serial link analysis , AMI , Signal Integrity , PCB design , Sigrity

Analog/Custom Design

Virtuoso Studio: Layout Editor Productivity Enhancements Blog Series: Part 1

Discover how new Group Array enhancements in Virtuoso Studio IC25.1 streamline editing…

• 5 min read
Virtuoso Studio , Custom IC Design , Virtuoso Layout Suite XL

Verification

Unraveling Embedded Clock Mode in MIPI D-PHY: Simplifying High-Speed Serial Link

As flagship smartphones push camera sensors beyond 200 megapixels and display resolutions…

• 3 min read
Verification IP , Clock Data Recovery , Embedded clock mode , MIPI D-PHY , PHY Verification , verification
CDNS - Fix Layout Hompage