• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Community Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
Corporate 31 Jul 2026 • 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
Corporate 22 Jul 2026 • 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent
cdns - all_blogs_categories

  • All 6482
  • Corporate News 276
  • Life at Cadence 207
  • Academic Network 170
  • Analog/Custom Design 808
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 474
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 437
  • System, PCB, & Package Design  1020
  • Verification 1338
  • Cadence Japan 18
  • Physical Systems Simulation 30

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

Automotive Sensors: Cameras, Lidar, Radar, Thermal

Yesterday I wrote a sort of overview of the Cadence Automotive Summit that took place…

Paul McLellan 14 Dec 2018 • 9 min read
Automotive , embedded vision , lidar , radar , ISO 26262 , automotive summit

Breakfast Bytes

Breakfast Buffet for November 2018

https://youtu.be/SxGTX1reCVw The three highlighted posts for November were: Diwali…

Paul McLellan 13 Dec 2018 • less than a min read
breakfast buffet , tpu , google , photonics , PCB design

Digital Design

2018 Annual HLS Survey Results

Earlier this year, we performed the annual high-level synthesis (HLS) industry survey…

dpursley 13 Dec 2018 • 2 min read
High-Level Synthesis , 5G , survey , machine learning , Stratus , HLS

Breakfast Bytes

Automotive Summit: The Road to an Autonomous Future

Before Thanksgiving, Cadence held an Automotive Summit. I was going to dive into…

Paul McLellan 13 Dec 2018 • 6 min read
Automotive , functional safety , lidar , radar , camera , ISO 26262

定制IC芯片设计

Virtuoso: 新序曲—针对高频产品设计的Virtuoso RF解决方法

最新发布的Advanced Methodology Virtuoso (ICADVM18.1) 引入了Virtuoso RF 解决方法,用户可以利用新的封装设计功能在Virtuoso…

deeptig 12 Dec 2018 • less than a min read
Chinese blog , Cadence blogs , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , VRF , Virtuoso Schematic XL , VMT , vsdp , RF design , Custom IC Design , Virtuoso Layout Suite XL

Digital Design

ECO with Stratus HLS and the Digital Implementation Flow

For years chip designers have dealt with ECO’s when their source code was written…

dpursley 12 Dec 2018 • 4 min read
High-Level Synthesis , ECO , Conformal ECO Designer , Stratus , HLS

Breakfast Bytes

The Conway Disappearance Effect

Over Thanksgiving weekend, Lynn Conway sent me a link to an article that she'd written…

Paul McLellan 12 Dec 2018 • 9 min read
mead and conway , lynn conway

Breakfast Bytes

IEDM: All About Interconnect

The first week of December means it is IEDM, the International Electron Devices Meeting…

Paul McLellan 11 Dec 2018 • 11 min read
IBM , Samsung , transistor , cfaed , tuv dresden , IEDM

定制IC芯片设计

Virtuoso: 新序曲-Simulation Driven Routing 工具简介

总结(摘要):新版的Virtuoso平台(*ICADVM18.1)提供了突破性的分析功能和创新性的仿真交互布线,用于更为更为强大,更为高效的设计,同时也为最先进的工艺技术提供了强有力的支持…

Parula 10 Dec 2018 • less than a min read
Interactive Routing , EAD , Chinese blog , Virtuoso Next , Virtuoso Overture , Virtuoso New Design Platform , electrically aware design , Virtuoso Advanced Release , Simulation-driven interactive routing , Layout , Virtuoso , mixed signal , Custom IC Design , Custom IC

Breakfast Bytes

RISC-V: Real Products in Volume

I titled my preview of the RISC-V Summit RISC-V Summit Preview: Pascal or Linux?…

Paul McLellan 10 Dec 2018 • 6 min read
Western Digital , risc-v , NXP , fadu , vega , Qualcomm , sifive

Breakfast Bytes

Sunday Brunch Video for 9th December 2018

https://youtu.be/M_d-K4yE_n4 Made on Cadence pathways (camera Sean) Monday: ICCAD…

Paul McLellan 9 Dec 2018 • less than a min read

PCB、IC封装:设计与仿真分析

针对电气工程师的热管理基础——第四篇

作者:Lawrence Der 在热管理基础知识的 第一篇 中,我们讨论了电域和热域之间的二元性。 第二篇 中,我们研究了三种不同的热传输机制,并将它们与等效热阻相关联…

Sigrity 7 Dec 2018 • less than a min read
PCB , 热 , Chinese blog , 热分析 , 温度 , 中文 , Sigrity , PowerDC , 传热 , 热基础

Breakfast Bytes

The Mother of All Demos

It is the 50th Anniversary on Sunday of a demo that took place on December 9th 1968…

Paul McLellan 7 Dec 2018 • 5 min read
stanford research institute , doug engelbart , SRI , mother of all demos

Analog/Custom Design

Virtuosity: Designing a Row-Based Layout Methodology – Why does this Make Sense at…

At advanced nodes, the complexity and volume of design rules have been growing exponentially…

Akshat 6 Dec 2018 • 5 min read
ICADVM18.1 , Advanced Node , Virtuoso Placer , Virtuoso , Virtuosity , Custom IC Design , Virtuoso Layout Suite , Row-Based Placement

The India Circuit

One Cadence, One Team, One...

One Cadence, One Team, aaaanddd... One Family! This time of year sees all the India…

Madhavi Rao 6 Dec 2018 • 1 min read
GPTW , Family Day , Cadence India

Breakfast Bytes

Semiconductor 2018: Up and to the Right...But Memory Way Up

I was at a meeting of the ESD Alliance (probably still called EDAC back then) when…

Paul McLellan 6 Dec 2018 • 5 min read
Intel , Memory , Micron , NVIDIA , SanDisk , Samsung , EDA , broadcom , Toshiba , ic insights , Semiconductor , Qualcomm , SK Hynix

Breakfast Bytes

Benedict's Christmas Present...ation: The End of the Beginning

Every year Benedict Evans of a16z does a "big" presentation on the future of mobile…

Paul McLellan 5 Dec 2018 • 8 min read
benedict evans , Internet , a16z

Breakfast Bytes

Clayton Christensen on the Prosperity Paradox

Probably my favorite business book ever is Clayton Christensen's The Innovator's…

Paul McLellan 4 Dec 2018 • 12 min read
clayton christensen , prosperity paradox , innovator's dilemma

Breakfast Bytes

ICCAD and Open-Source CAD

Every year in November it is ICCAD, officially the International Conference on Computer…

Paul McLellan 3 Dec 2018 • 5 min read
woset , ICCAD , open source
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information