• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: Dr C.C. Wei's Keynote at TSMC Symposium

    Paul McLellan
    Paul McLellan
    At the recent TSMC 2021 Online Technology Symposium, the keynote to open the show was delivered by Dr C. C. Wei, TSMC's CEO. In addition to C.C. himself, there were guest appearances by Lisa Su, CEO of AMD, by Cristiano Amon, CEO-in-waiting of Q...
    • 15 Jun 2021
  • Digital Design: Have You Encountered Any Error/Warning During Scan Insertion in Genus? Do You Want to Resolve It?

    Neha Joshi
    Neha Joshi

    Design for Test (DFT) techniques provide measures to test the manufactured device for quality and coverage comprehensively. You might encounter Error or Warning messages while inserting scan during the synthesis stage.

     We know it is a little tricky to resolve DFT Errors and Warning. But don't worry!! We can help provide guidance. For example, the Error or Warning could be related to checking DFT rules, reporting, defining…

    • 14 Jun 2021
  • Breakfast Bytes: RSAC: The Cryptographers' Panel

    Paul McLellan
    Paul McLellan
    The Cryptographers' Panel was moderated by RSA's Zulfikar Ramzan, and featured Ron Rivest (the R of RSA), Adi Shamir (the S of RSA), Ross Anderson (professor of security engineering at Cambridge University and Edinburgh University—as it...
    • 14 Jun 2021
  • Verification: Training Insights — Metastability-Aware Verification: Elevate Your Signoff with JasperGold CDC App!

    Nizar Hanna
    Nizar Hanna

    I hope you enjoyed and got good insights about the Cadence® JasperGold® CDC during the previous CDC webinar "Still Relying on Static-Only CDC Signoff? Introducing the JasperGold CDC App". If you didn't have the chance to attend it, we are recommending you to visit the Training Byte webinar recording here before joining this webinar.

    Clock domain crossing (CDC) issues remain a major problem for designers…

    • 13 Jun 2021
  • Breakfast Bytes: Sunday Brunch Video for 13th June 2021

    Paul McLellan
    Paul McLellan
    https://youtu.be/T9V_61_3ZVA Made in San Francisco Botanical Garden (camera Carey Guo) Monday: Hardware Hacking Party Tricks Tuesday: TSMC's 3DFabric Wednesday: Allegro X, the Design Platform for the Next Generation of Intelligent System Des...
    • 13 Jun 2021
  • Breakfast Bytes: What Is a System? It's Turtles All the Way Down...or Fleas

    Paul McLellan
    Paul McLellan
    According to Steven Hawking, in his book A Brief History of Time, Bertrand Russell once gave a public lecture on astronomy. He described how the earth orbits around the sun and how the sun, in turn, orbits around the center of a vast collection of st...
    • 11 Jun 2021
  • Not-to-miss Live Webinars about CFD This Month

    Computational Fluid Dynamics: Not-to-miss Live Webinars about CFD This Month

    AnneMarie CFD
    AnneMarie CFD
    In June once more we launch a series of not-to-miss live webinars on various CFD topics. It's a great opportunity to learn about the latest advancements in CFD simulation, see our tools in action first-hand and ask any questions you may have str...
    • 10 Jun 2021
  • Breakfast Bytes: RSAC: Hacking a Solar Power Controller—And Pretending to Generate a Gigawatt

    Paul McLellan
    Paul McLellan
    At the recent RSAC, there was a great presentation by Waylon Grange on hacking the embedded software in his neighbor's solar power controller. He was stuck at home during lockdown, and his neighbor had solar panels installed. He emphasized that t...
    • 10 Jun 2021
  • カスタムIC/ミックスシグナル: Virtuosity: What’s New on the Cadence Learning and Support Portal – Virtuoso Layout Product Pageのご案内

    Custom IC Japan
    Custom IC Japan
    誰もが迅速な解決策を探す目まぐるしく動く世界に対応するには、関連する全ての情報を入手できるワンストップの学習リソースがとても役立ちます。Cadence Learning and Support ポータルに用意されている様々なページやセクションを、当社の製品やテクノロジーに関する情報に素早くアクセスするために是非ご活用下さい。 このシリーズの前回のブログではCadence Learning and Supportポータルに最近追加されたCustom IC Design Flow / Methodo...
    • 10 Jun 2021
  • RF /マイクロ波設計: μWaveRiders:コネクテッドカーを駆動する RF/マイクロ波技術

    RF Design Japan
    RF Design Japan
    The Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題はCadence AWR Design Environmentのリリースのハイライト, 機能ビデオ, Cadenceの教育関係ネットワークのニュース,ソフトウェアのヒント, トリック, カスタマイズ, 機能のスポットライトの中で変わります。 このシリーズの新しいブログに関する通知を受け取るために、Subscribe...
    • 9 Jun 2021
  • RF Engineering: μWaveRiders: RF/Microwave Technology Driving the Connected Car

    TeamAWR
    TeamAWR
    A recently published white paper, RF/Microwave Technology Driving the Connected Car, discusses how wireless communications and mmWave radar systems enable next-generation vehicles with a host of functions, ranging from safety and navigation features to infotainment and remote entry/control. Along with the deployment of 5G ultra-reliable low latency networks and their potential to support autonomous driving, automotive…
    • 9 Jun 2021
  • System, PCB, & Package Design : ASCENT: Some Basic Rules for Design Verification

    Auromala
    Auromala
    In part 1 of this blog post, we covered the model-less aspect of Allegro® System Capture’s Design Integrity solution and now here we are with part 2. So, maybe scrolling through or navigating 200-300 pages of a design to catch logic design ...
    • 9 Jun 2021
  • Breakfast Bytes: Allegro X, the Design Platform for the Next Generation of Intelligent System Design

    Paul McLellan
    Paul McLellan
    allegro x system design and pcb design with machine learning and unparalleled productivity
    • 9 Jun 2021
  • PCB設計/ICパッケージ設計: ASCENT: Unified Searchを使って最適な部品を見つける

    SPB Japan
    SPB Japan
    デザインに適した部品を見つけることは、設計作業の中で最も時間がかかるパートだと言う人もいます。もしそうであるならば、必要なものをすばやく見つけるのに有効な、あらゆる援助を利用することが求められます。必要な部品は、特定のタイプの部品、特定の特性値、特定のメーカー、特定のサイズ、…そのリストに限りはありません。 前回のブログでは、Allegro® System Capture がサポートするさまざまなコンポーネントソースについて説明しました。今回のブログでは、コンポーネントソー...
    • 8 Jun 2021
  • Digital Design: A Proven Way to Simulate High-Frequency Electro-Magnetic Effects Using Quantus Extraction Solution

    Hitendra
    Hitendra
    Cadence offers multiple electromagnetic (EM) extraction technologies to model the parasitic effects of interconnect and passive component geometries (see Virtuoso Meets Maxwell: Layered Electromagnetic Modeling For Sufficient Accuracy for detail...
    • 8 Jun 2021
  • Breakfast Bytes: TSMC's 3DFabric

    Paul McLellan
    Paul McLellan
    I already wrote about TSMC's advanced-node roadmap in my post TSMC: Advanced Technology for Smartphone and HPC Platforms where Yujun Li presented the details of N7, N6, N5, N4, and N3, and other HPC-focused technology. In a sense, she was g...
    • 8 Jun 2021
  • Computational Fluid Dynamics: This Week in CFD

    John Chawner
    John Chawner
    I hope you didn't think I had forgotten. But last Friday was a tad busy so I didn't have a chance to share This Week in CFD here. So let's start the week with some CFD news and some good news at that. A lot of financials have been reporte...
    • 7 Jun 2021
  • Spotlight Taiwan: 超大規模資料中心、行動通訊與汽車 推動先進製程節點不斷創新 - 摩爾定律仍加速前行!

    candyyu
    candyyu
    原文作者: Cadence資深副總裁暨數位與簽核事業群總經理滕晉慶(Chin-Chi Teng)  原文出處: https://www.linkedin.com/posts/activity-6800860644615831552-wvwT 有許多關於摩爾定律蕭條甚至結束的言論出現,但在此,我想表達的是摩爾定律仍在加速中。半導體業不會輕易放棄,創新的步調更甚以往地加速前進。超越摩爾或將獲益目標重新定義從晶片到系統的概念更趨明確。過去五年,半導體晶圓代工廠和EDA合作...
    • 7 Jun 2021
  • Breakfast Bytes: Hardware Hacking Party Tricks

    Paul McLellan
    Paul McLellan
    Toward the end of April, Black Hat ran a webinar Hacking Party Tricks: Techniques for Exploring, Manipulating, and Exploiting Embedded Systems. It was presented by Joe Grand (aka Kingpin) who is founder and hardware hacker at Grand Idea Studio. The c...
    • 7 Jun 2021
  • Verification: Webinar: Using e Reflection

    teamspecman
    teamspecman

    Join Cadence Training and Software Architect Efrat Shneydor for this free technical Training Webinar.

    Reflection is a unique capability in the e language, providing a deep inspection of the program, going into the verification environment code and structure, and letting you examine defined types, query current values of instances, and more. Reflections are commonly used with macros, and by using them, you’ll increase…

    • 6 Jun 2021
  • Breakfast Bytes: Sunday Brunch Video for 6th June 2021

    Paul McLellan
    Paul McLellan
    https://youtu.be/sqEzhpQZmbo Made on my dining table (camera me) Monday: Memorial Day Tuesday: Countdown to TSMC Technology Symposium: 7nm, 5nm, 3nm, June 1 Wednesday: CEO Outlook: "Let's Take Advantage of Our Industry Being in the Spot...
    • 6 Jun 2021
  • Breakfast Bytes: A Year of Breakfasts 2021

    Paul McLellan
    Paul McLellan
    This year's Breakfast Bytes annual is out. It is titled A Year of Breakfasts 2021: Systems, 3D Packaging, Cloud, RF, Memory, Deep Learning…and Eggs. So how do you get one? If you attend CadenceLIVE Americas, and get enough p...
    • 4 Jun 2021
  • Computational Fluid Dynamics: Pointwise V18.4 R4 Now Available for Download and Production Use

    John Chawner
    John Chawner
    As the title says, Pointwise Version 18.4 R4 is now available for download and production use. V18.4 R4 consists almost entirely of bug fixes. The only new feature is extension of the Glyph scripting command getCellsUsingIndex to surface meshes. (It ...
    • 3 Jun 2021
  • Analog/Custom Design: Start Your Engines: Modeling Current-Based Port Connections between Electrical and Real Number Modeling Modules

    Qingyu Lin
    Qingyu Lin
    In a mixed-signal simulation, the electrical signal modules and real number modeling (RNM) modules mostly have voltage-based ports. However, there may be still a few ports that need to model the current flow. Given that the fundamental properties for an electrical signal are very different from that of a real signal, modeling current needs special attention.
    • 3 Jun 2021
  • Breakfast Bytes: TSMC: Advanced Technology for Smartphone and HPC Platforms

    Paul McLellan
    Paul McLellan
    Yujun Li, TSMC's director of business development for high-performance computing (HPC) which also includes mobile, presented Advanced Technology for Smartphone and HPC Platforms. Since that includes the most advanced nodes of N3 (3nm), this is pr...
    • 3 Jun 2021
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information