Find Other Members ►

Get email delivery of the Cadence blog (individual posts).

Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

System, PCB, & Package Design : BoardSurfers: 17.4-2019 HotFix 007 for ECAD-MCAD Library Creator Is Now Available

Sanjiv Bhatia

The Library Creator 17.4-2019 HotFix 007 update is now available. This time, the entire Templates dialog has got a facelift that will make it easier to locate and select a template. A bunch of changes has been made to the Properties window.

Another noticeable change is that we added a few buttons to the Configuration dialog that allow you to quickly add new rules.

Keep reading to find out more about the changes.

Easily add…
- 10 Jul 2020
Breakfast Bytes: There Is a Statue of Nikola Tesla in Palo Alto...with Free WiFi

Paul McLellan

Tesla is most famous these days as the name of a car company. But Nikola Tesla was an amazing inventor. Today, July 10, is his birthday. He was born in 1856 at Smiljan in what was the "The Austrian Empire" and today is in Croatia (but...
- 10 Jul 2020
Academic Network: Cadence Academic Network Welcomes AWR and EMX Users to Join Us!

Anton Klotz

At the beginning of 2020, Cadence made two big announcements, as part of the Intelligent System Design (ISD) Strategy, Cadence has acquired AWR from National Instruments and Integrand for their EM-solver EMX. This move strengthens Cadence’s com...
- 9 Jul 2020
Breakfast Bytes: Photography with Computers

Paul McLellan

Yesterday, in my post Photography of Computers, I wrote about photographing computers, and in particular the marvelous book Home Computers: 100 Icons that Defined a Digital Generation. Today, I'm going to take a look at computers on the other si...
- 9 Jul 2020
Digital Design: Want to Explore Third-Party DFT Insertion Process in Genus?

Neha Joshi
Are you concerned about the process to integrate third-party DFT insertion during synthesis? Stop worrying!! We have the solution!

But:

How it is done?

What changes are recommended in the script while inserting third-party DFT in Genus?

Are there different third-party DFT flows?

To answer to all these questions is just a click away in the form of video on “Third-party DFT Insertion Flow in Genus Synthesis Solution”…
- 8 Jul 2020
Breakfast Bytes: Photography of Computers

Paul McLellan

In the early days of computers, I think computers were generally just called "computers". They occupied air-conditioned rooms with raised floors and were typically the size of several large (modern) refrigerators. The main long-term storage...
- 8 Jul 2020
Analog/Custom Design: Virtuosity: In the Line of Veri-Fire - Episode 1

Team ADE Verifier

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso ADE Verifier and learn about its various whys and hows. In this series, Dr. Walter Hartong, a Product Engineering Architect at Cadence, will be answering some frequently asked questions on Virtuoso ADE Verifier. Stay tuned for some interesting explanations and solutions!...
- 7 Jul 2020
System, PCB, & Package Design : IC Packagers: Automating Your LVS Text Label Generation

Tyler

If you are using Allegro Package Designer Plus with the Silicon Layout option to design your substrates, it is likely that you are also using a formal verification platform such as Cadence Pegasus or PVS to check your physical layout against the logi...
- 7 Jul 2020
Breakfast Bytes: How Do You Run One Architecture on Another?

Paul McLellan

You probably already heard that going forward some Macs are going to be running on the Arm-based chips that Apple developed for iPhone and iPads. You probably don't have time to watch an entire day of presentations but here are some highlights of...
- 7 Jul 2020
Breakfast Bytes: Sunday Brunch Video for 5th July 2020

Paul McLellan

https://youtu.be/qimXaFAFh6w Made for July 4th (camera me) Monday: Yesterday Was Tau Day Tuesday: Alessandra Nardi Receives Marie Pistilli Award for Women in EDA Wednesday: Japanese Arm-Powered Supercomputer Takes the TOP500 Crown Thursday: July...
- 5 Jul 2020
カスタムIC／ミックスシグナル: Virtuosity: Virtuoso ADE ユーザビリティ改善に関する最新情報

Custom IC Japan

私たちの世界では、ユーザビリティとは、製品を使いやすくし、アクセスを簡単にし、視覚的に魅力的なものにすることです。私たちは製品の使い勝手を改善するため、絶え間なく努力します。Virtuosoのユーザビリティ向上について、ここに毎月投稿しますのでご注目ください。 IC6.1.8/ICADVM18.1のリリース以降、私たちはVirtuoso® ADE Assembler, Virtuoso ADE ExplorerおよびVirtuoso Visualization and Analysi...
- 2 Jul 2020
Analog/Custom Design: Start Your Engines: The Blog-o-Meter Check

Jommy

A summary of the blogs published in the Start Your Engines blog series.
- 2 Jul 2020
Analog/Custom Design: Virtuosity: Good News for our Japanese Readers

Dishika Majumdar

In this blog, I’m going to share some great news for our Japanese readers. Let's find out what it is…
- 2 Jul 2020
定制IC芯片设计 : Virtuosity：大小一样的乐高积木，能拼出大师级杰作吗？

KomalJohar

您需要使用不同大小和类型的积木块，才能拼出大师级的乐高杰作，基于WSP的设计也是如此，它需要将具有不同WSSPDef周期的多个模式的布线区域拼接在一起。接下来，让我们一起来探讨如何实现这一目标。
- 2 Jul 2020
Breakfast Bytes: July 4th: The Glorious Revolution

Paul McLellan

The Fourth of July is coming up. Cadence is closed for a four-day weekend, so this is the last day before a break, and so it is time to talk about something off-topic. Well, not that off-topic since I'm going to talk about Independence Day and what t...
- 2 Jul 2020
Breakfast Bytes: Japanese Arm-Powered Supercomputer Takes the TOP500 Crown

Paul McLellan

Twice a year, around the middle of the year (that would be now) and around the end of the year, the Top 500 List is published. This lists the 500 most powerful supercomputers in the world. In one sense, this is as much about bragging rights as anythi...
- 1 Jul 2020
Analog/Custom Design: Virtuoso IC6.1.8 ISR12 and ICADVM18.1 ISR12 Now Available

Virtuoso Release Team

The IC6.1.8 ISR12 and ICADVM18.1 ISR12 production releases are now available for download.
- 1 Jul 2020
Breakfast Bytes: Alessandra Nardi Receives Marie Pistilli Award for Women in EDA

Paul McLellan

Cadence's Alessandra Nardi, software engineering group director, is the 2020 recipient of the Marie R. Pistilli Women in Electronic Design Award, an annual honor that recognizes individuals who have significantly helped advance women in electron...
- 30 Jun 2020
System, PCB, & Package Design : IC Packagers: Accelerate Complex Degassing with 17.4

Tyler

Degassing, other times called outgassing, is a common operation in IC package and interposer designs. As the name implies, the technology allows for gases to escape during the manufacturing process and prevent bubbling. It has a second benefit &ndash...
- 30 Jun 2020
System, PCB, & Package Design : BoardSurfers: Good News for Japanese Readers

Dishika Majumdar

In this blog, I’m going to share some great news for our Japanese readers. Let's find out what it is…
- 30 Jun 2020
Life at Cadence: The Returnship Journey — Part 1

Ale Costa

Life happens! Depending on the circumstances, we must sometimes press the “pause” button on our careers. Rejoining the workforce is not always easy, especially when taking a longer break. The journey back to work is even more challenging ...
- 29 Jun 2020
定制IC芯片设计 : Virtuoso Meets Maxwell: 电磁分析魔法化

kfullerton

我们为什么要在virtuoso RF 解决方案中进行EM Analysis？如果您看过魔术表演，就会知道它就像魔术师一样可以把不可能变成可能。如果您曾因为繁琐的EM集成而烦恼，那么请进一步阅读以了解我们最新开发的功能！
- 29 Jun 2020
Learning and Support: Looking to Learn About Virtuoso ADE Product Suite? We’ve Got a Webinar for You!

XTeam

Interested in the Virtuoso ADE Product Suite? Cool! We’ve got a great webinar for you. Not sure why you should be interested in Virtuoso ADE Product Suite? Well, ISO standards are changing, and with the advent of advanced-node designs and harde...
- 29 Jun 2020
Digital Design: Voltus Voice: A New Blog Series to Discover the “Power” Within

Priya E Joseph

Voltus Voice is a blog series aimed at showcasing the diverse Voltus technologies to achieve high-performance, accuracy, and capacity for next-gen chip designs.
- 29 Jun 2020
Digital Design: Library Characterization Tidbits: Did Your Search for Constraints Fail?

AbhaRawat

While using the Cadence Liberate Characterization solution or the Liberate Variety statistical characterization solution, have you encountered a situation where the search for constraints failed to return results within the specified range of arcs and then the related cell was marked as failed? If yes, then do read this blog.
- 29 Jun 2020

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.