Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

DAC 2020: Open-Source EDA

The Department of Defense (and actually much of aerospace in general) is in an especially…

• 6 min read
57dac , DAC , dac2020 , open source eda , openroad , posh , darpa

System, PCB, & Package Design 

IC Packagers: Plating Bars versus Edge Connections

I think every traditional package designer understands what a plating bar is and…

• 6 min read
Allegro Package Designer , 17.4-2019 , Allegro

Breakfast Bytes

DAC 2020: The State of the Industry

Monday was the first day of DAC, the Design Automation Conference. Of course, like…

• 3 min read
57dac , Design Automation Conference

カスタムIC／ミックスシグナル

Start Your Engines: CLIPSを使ってSoC検証用にポータブルなVirtuoso IPを生成する

Cadence® Spectre® AMS Designer は、高いパフォーマンスのミックスシグナル・シミュレーション・システムです。複数エンジンの使用や、さまざまなプラットフォームから実行できる機能により…

• less than a min read
mixed signal design , AMS Designer , Mixed Signal Verification , Virtuoso , axum , mixed signal , japanese blog , analog/mixed signal , avum

カスタムIC／ミックスシグナル

Start Your Engines:デジタル機能検証フローのためにAMS UNL IP をエクスポートする

Cadence® Spectre® AMS Designer は、高いパフォーマンスのミックスシグナル・シミュレーション・システムです。複数エンジンの使用や、さまざまなプラットフォームから実行できる機能により…

• less than a min read
AMS , AMS Designer , AMS Verfication , Verilog-AMS , analog , Mixed Signal Verification , analog/mixed-signal , Virtuoso , RNM , japanese blog , mixed-signal design , wreal , mixed-signal solution , verification

定制IC芯片设计

Virtuoso Meets Maxwell: 单一流程的共同目标，优化射频设计流程

七个月前，我就提出射频设计流程需要不断变化和创新的需求。IP设计跨越多个分立的、没有联系的工具，容易导致生产和设计人为错误，也减慢了设计过程，这会造成设计工程师们只专注追踪编辑和更新…

• less than a min read
Chinese blog , integrand , ICADVM18.1 , Virtuoso New Design Platform , VRF , awr , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Electromagnetic analysis , EMX , RF design , microwave office , Custom IC Design , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , Chinese blogs , acquisitions

Breakfast Bytes

Open Source Hardware

Open-source software has revolutionized many aspects of software development. But…

• 5 min read
risc-v , open source hardware , OSS , open source software , open source

カスタムIC／ミックスシグナル

Virtuosity: Sharing Custom SKILL Calculator Functions

計算を実行するすばらしいSKILL を記述し、それを広く世間に知らしめたいと思ったことがありますか？または、特定の計算を実行するCalculator関数が本当に必要なのに…

• 1 min read
Analog Design Environment , Virtuoso , ViVA , Virtuosity , japanese blog , Custom IC Design , SKILL , ADE Assembler

PCB、IC封装：设计与仿真分析

如何优化板载去耦电容

本文翻译、转载自2019年9月发布于Signal Integrity Journal的文章《On-Board Decoupling Capacitor Optimization…

• less than a min read
PI , Chinese blog , 电感 , 电源完整性 , DDR4 , Power Integrity , 去耦电容 , 中文

Life at Cadence

My Life at Cadence Video Series: Hao Ji

Cadence recently interviewed five of our amazing women engineers for a new video…

• less than a min read
Insights on Culture , inclusion , Culture , STEM , cadence , my life at cadence , women , WomenAtCadence

Academic Network

Custom IC, Analog, and RF Design Training Deep Dive: Part 1

We’re continuing the blog series that is taking the top 15 Online Training courses…

• 5 min read
Europractice , Cadence Academic Network , analog , CMC Microsystems , RF design , online training , Custom IC , university program

Analog/Custom Design

Virtuoso Video Diary: Enhancements in Reliability Analysis

Read through this blog to know more about the enhancements made to the reliability…

• 3 min read
Stress Analysis , Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso Analog Design Environment , Virtuoso Video Diary , aging , reliability analysis , Custom IC Design , IC6.1.8 , ADE Assembler

カスタムIC／ミックスシグナル

Virtuosity: Maestro Plotting Templateの紹介

波形、プロット、グラフ、メジャメント、マーカー、全て回路設計者のみなさんが日常的に接する要素だと思います。Wavescan時代から長い日々を経て、IC6.1.8及びICADVM18…

• less than a min read
ICADVM18.1 , maestro plotting template , ViVA , Virtuosity , japanese blog , Custom IC Design , plotting template , IC6.1.8 , ADE Assembler

System, PCB, & Package Design 

BoardSurfers: Everything You Need to Know About Fixed Fillets/Teardrops

First, teardrops and fillets are interchangeable words in PCB design, and both terms…

• 4 min read
Allegro Package Designer , Allegro PCB Editor

System, PCB, & Package Design 

IC Packagers: Staggering Shape Outlines

Having coincident edges shared across multiple layers is frequently not a desirable…

• 4 min read
IC Packaging , PCB Editor , Allegro Package Designer , 17.4-2019 , Allegro

Digital Design

Voltus Voice: Power Signoff Ramp-Up RAKs – Hello Electrical, Meet Thermal!

This blog introduces the Voltus-Celsius Electro-Thermal Analysis RAK that will give…

• 4 min read
Celsius Thermal Solver , Silicon Signoff and Verification , electromigration , Voltus IC Power Integrity Solution , Power Signoff , Multi-Physics Technology , 3D-IC , Power Integrity , co-simulation , electrical-thermal , Thermal Analysis , design closure , IR drop , RAKs

Analog/Custom Design

Start Your Engines: Seamlessly Reusing Advanced Digital Testbenches in AMS UNL

The Virtuoso Advanced Testbench Reuse flow with Xcelium eases the painful process…

• 2 min read
SystemVerilog , AMS , uvm , Functional Verification , mixed signal methodology , AMS Designer , Mixed Signal Verification , Unified Netlister , SV-RNM , SVA , analog/mixed-signal , assertions , mixed signal , mixed-signal design , MDV , AMS Verification , mixed-signal verification , verification

Analog/Custom Design

Virtuoso Meets Maxwell: Cross-Fabric Electromagnetic Extraction - Eliminating the…

With modules coming from multiple platforms, cross-fabric EM analysis becomes an…

• 8 min read
Virtuoso ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF , Electromagnetic analysis , Virtuoso , Custom IC Design , Virtuoso Layout Suite

PCB、IC封装：设计与仿真分析

极致PCB设计全流程 I 技巧五：布线技巧

布线阶段如何减少重复性机械劳动？让工具处于最佳使用状态，为您赢得设计思考和规划的时间。 布线设计并非连连看，熟悉布线设置、实现成组布线，都能使布线工作事半功倍，从而交付高质量的PCB设计作品…

• 1 min read
Chinese blog , 软件技巧 , webinar , PCB设计 , 中文 , 直播网课 , online training , Allegro PCB Designer , Allegro , 专家培训
CDNS - Fix Layout Hompage