Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

PCB解析／ICパッケージ解析

Sigrity and Systems Analysis 2024.1 新機能ハイライト

Sigrity and Systems Analysis (SIGRITY/SYSANLS) 2024.1リリースが Cadence Downloads . サイトからダウンロード可能となりました…

• 5 min read
Sigrity and Systems Analysis , SPEEDEM , celsius , Clarity 3D Transient Solver , Celsius Studio , Sigrity , Celsius PowerDC , japanese blog , Clarity 3D Solver , XtractIM , PowerDC , PowerSI , clarity

Corporate News

Experience Cadence Innovations at NVIDIA GTC 2025

NVIDIA GTC 2025 offers a pivotal opportunity for engineers and decision-makers shaping…

• 3 min read
featured , GTC , NVIDIA

Analog/Custom Design

Intelligent Custom Signoff Closure with the Quantus Insight Solution

Running inside the Virtuoso Platform, the Quantus Insight Solution offers unique…

• 2 min read

Analog/Custom Design

Training Insights – Electromagnetic Simulations Using the EMX Solver

This one-day training course is an in-depth training on EMX Solver, a large-scale…

• 3 min read
blended , blended training , EMX Models , training , Cadence training , digital badges , training bytes , Virtuoso , Cadence certified , Custom IC Design , online training , EMX Solver

System, PCB, & Package Design 

The Year That Was: PCB and Package Design Training, Blogs, and Videos in 2024

Happy New Year! As another year has started, it’s time to reflect on our top blogs…

• 3 min read
PCB , Allegro Package Designer , PCB design , Allegro System Capture , Allegro PCB Editor , allegro x , clarity

Spotlight Taiwan

Cadence業界首款Arm架構系統Chiplet問世

本文翻譯自Cadence Community Blogs原文: Cadence Unveils Arm-Based System Chiplet Cadence宣佈了突破性的成就…

• less than a min read
chiplet , 3D-IC , taiwanese blog , integrity3DIC

Spotlight Taiwan

Cadence與台積電聯手塑造3D-IC的未來

本文翻譯自Cadence Community Blogs原文: Cadence Collaborates with TSMC to Shape the Future…

• less than a min read
cadence.ai , chiplet , 3D-IC , TSMC , taiwanese blog

Corporate News

Skycore Partners with Cadence to Create Energy-Efficient Data Center ICs

The explosive surge of artificial intelligence and electrification is driving a sharp…

• 3 min read
spectre simulation , Cadence Oncloud , Virtuoso Studio , Xcelium Logic Simulator , designed with cadence , Genus Synthesis Solution , Innovus Implementation

System, PCB, & Package Design 

Free Signal Integrity

What do we mean by free signal integrity? Be sure to attend our joint Wild River…

• 1 min read
DesignCon , Signal Integrity , Digital Twins , PCB design

SoC and IP

Symmetric Multiprocessing (SMP) RTOS on Xtensa Multicore

An increasing number of multi-threaded embedded applications want to leverage multicore…

• 8 min read
featured , Symmetric Multiprocessing , SMP , Tensilica , FreeRTOS , Xtensa , multicore , RTOS , multiprocessing

Analog/Custom Design

The Year That Was: Knowledge Booster Training Bytes Blog and Video Highlights from…

This blog takes us back into 2024 and highlights our new blogs, trainings and training…

• 5 min read
blended training , Virtuoso Analog Design Environment , Cadence training , digital badges , training bytes , Virtuoso , Cadence certified , iPegasus , Custom IC Design , Virtuoso Layout Suite , Custom IC

Analog/Custom Design

Virtuoso Studio IC23.1 ISR12 Now Available

Virtuoso Studio IC23.1 ISR12 production release is now available for download.

• 2 min read
Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso , Custom IC Design , Custom IC , IC design , IC23.1

Digital Design

Need to Reconfigure Your SoC to Meet Functional Safety Standards?

The ISO 26262 standard provides functional safety guidance for semiconductors used…

FormerMember • 1 min read
Automotive , functional safety , midas , ISO 26262

Life at Cadence

Cadence Ireland Sponsors Fahy Rovers Girls Soccer Team

Recently, Cadence Ireland sponsored training tops for a local girls' soccer team…

• 4 min read
Cadence Ireland , LifeAtCadence

System, PCB, & Package Design 

Exploring Themes in OrCAD X Capture

The dark theme turns many user interface elements of your application dark and reduces…

• 3 min read
PCB , Cadence Design Systems , OrCAD X Capture , SPB , PCB design , OrCAD X , 23.1 , 24.1 , allegro x , Schematic

Digital Design

Digital Design Highlights - New Training Releases, Blogs, Videos and Digital Badges…

With another year gone, we look back at our most popular blogs from the year and…

• 4 min read
digital badge , blended training , artificial intelligence , Genus , modus , accelerated learning , cerebrus , RTL-to-GDSII , webinar , training bytes , Digital Implementation , Innovus , certus , cadence learning and support

Analog/Custom Design

Broadcom Applies Spectre FMC for Timing Variation Analysis

Process variations and device mismatches profoundly affect the latest ultra-small…

• 3 min read
featured , process variations , Spectre FMC Analysis , Monte Carlo analysis , Spectre Fast Monte Carlo , Timing Variation Analysis , Custom IC Design , Non-Gaussian Distribution

Corporate News

Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions

It takes about three years to design a chip. At the same time, there’s a revolution…

• 2 min read
designed with cadence , xcelium , AI

System, PCB, & Package Design 

Join Cadence at DesignCon 2025 – Accelerate System Design with Cadence.AI

Are you ready to simplify your workflows, tackle your design challenges with confidence…

• 2 min read
PCB , DesignCon , IC Packaging , Advanced IC packaging
CDNS - Fix Layout Hompage