Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology

Analog/Custom Design

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

中文技术专区

向SiP过渡，EDA大有可为！

芯片设计可谓是人类历史上最细微也是最宏大的工程。它要求把上千亿的晶体管集成到不到指甲盖大小的面积上，这其中 EDA 工具的作用不可或缺。它于芯片设计就如同编辑文档需要的…

• less than a min read
SiP , chiplet , 系统级封装 , thermal

Breakfast Bytes

Offtopic: Miniatur Wunderland

Tomorrow and Monday are Cadence Global Holidays. Of course, May 1 is a holiday anyway…

• 4 min read
offtopic

Verification

What Disruptive Changes to Expect from PCI Express Gen 6.0

PCIe (Peripheral Component Interconnect Express) has long been the backbone of complex…

• 3 min read
SoC verification , Functional Verification , Modeling , verification

Breakfast Bytes

Arm V9A

Yesterday, I wrote about rapid adoption kits (RAKs) for the latest Arm server-class…

• 4 min read
isa , arm v9 , ARM

カスタムIC／ミックスシグナル

Virtuoso Meets Maxwell: ICパッケージングプロセスのためのダイとBGAパッケージ間の接続の作成

'Virtuoso Meets Maxwell' はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です…

• less than a min read
IC , package , Footprint , Virtuoso Meets Maxwell , Virtuoso RF Solution , Package Design in Virtuoso , Allegro Package Designer Plus , BGA , die , OrbitIO , SiP Layout Option , ICADVM20.1 , japanese blog , Ball , Custom IC , bump

Breakfast Bytes

Rapid Adoption of the Arm Server-Class Processors

Arm has been moving from its foundational base in mobile into the data center, with…

• 3 min read
featured post , neoverse-v1 , neoverse , verification suite , digital full flow , neoverse-n2 , ARM

System, PCB, & Package Design 

ASCENT: Finding the Right Parts with Unified Search

Some people say that finding the right components for a design is the most time-consuming…

• 4 min read
System Capture , 17.4 , cadence , Dashboard , Search , logical design , LIVE BOM , logic capture , 17.4-2019 , PCB design , Allegro System Capture , Unified Search , New part request , ASCENT , BOM , Schematic , Allegro

Analog/Custom Design

Spectre Tech Tips: Introducing Electrothermal Simulation

Understanding the thermal performance of integrated circuits has been essential to…

• 3 min read
Electrothermal simulation , Spectre , Custom IC Design , Legato Reliability

Computational Fluid Dynamics

Thermal Analysis of a Hardware Blade System

Here's a video titled Thermal Analysis of a Hardware Blade System. The "blade system…

• less than a min read
CFD , celsius , protium x1

Breakfast Bytes

Package Assembly Design Kits

At the recent IMAPS conference, Cadence's John Park presented on Package Assembly…

• 3 min read
system in package , imaps , packaging , chiplet , adk , PDK

Breakfast Bytes

Sunday Brunch Video for 25th April 2021

https://youtu.be/ZuxS3yM7RCw Made at Communication HIll, San Jose (camera/drone…

• less than a min read
sunday brunch

Verification

What Is New in the Latest AMBA 5 ACE, AXI and AHB Protocol Specification Updates…

The industry-standard ARM AMBA® 5 protocol specifications continue to evolve, further…

• 1 min read
amba5 , Functional Verification , ACE5 , AXI5 , AMBA VIP , AMBA Verification IP , AHB5

Computational Fluid Dynamics

This Week in CFD

This week’s compilation of CFD news begins with a must-read article on how to choose…

• less than a min read
CFD , Pointwise , Computational Fluid Dynamics

Digital Design

Pegasus: Get Your Wings: Strong Immunity Makes Pegasus Fault Tolerant

We all know the importance of good immunity and how a good immune system makes you…

• 1 min read
Pegasus Verification System , Fault Tolerance , pegasus , signoff , silicon signoff

Breakfast Bytes

Dover and Cadence: Lessons Learned from SolarWinds

I recently attended a webinar with presenters from Dover, Cadence, and a mystery…

• 6 min read
security , solarwinds , dover , Tensilica

Breakfast Bytes

Tensilica Vision Q8 and P1 DSPs, More AND Less

President George H. W. Bush famously said that he didn't do "the vision thing". Well…

• 5 min read
vision q8 , featured post , vision p1 , Tensilica , vision , neural networks

Digital Design

Low-Power Implementation Training Videos

This blog post describes the Low Power Implementation Flow and IEEE 1801 basic terminologies…

• 1 min read
Low Power , Digital Implementation , Innovus , Power Analysis

カスタムIC／ミックスシグナル

Virtuoso Video Diary: 改善されたReference Historyと新機能Merge HistoryによるIncremental Simu…

Virtuoso® ADE Assembler で以下のような状況に陥ったことはありませんか？ ・Interactiveヒストリに結果がありますが、すべてのスイープ…

• less than a min read
Analog Design Environment , ICADVM18.1 , Virtuosity , Virtuoso Video Diary , japanese blog , Custom IC , IC6.1.8 , Assembler , ADE Assembler

Digital Design

Voltus Voice: Demystifying ESD — 5 Types of Checks to Bump up Your ESD Protectio…

This blog discusses the different Voltus electrostatic discharge (ESD) checks in…

• 4 min read
effective resistance , Silicon Signoff and Verification , electromigration , Voltus IC Power Integrity Solution , Power Signoff , electrostatic discharge , current density , Power Integrity , Full-Chip , ESD
CDNS - Fix Layout Hompage