Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Digital Design

Lights, Camera, Subtitles! Genus Training Just Got a Mandarin Makeover

Imagine, you're binge-watching your favorite web series. The plot is gripping, the…

• 4 min read
Genus , online courses , Mandarin , Genus Synthesis Solution , online training

Analog/Custom Design

Place-Like Layout Schematic for Photonics Feature A New Era in Photonic Design

In photonic integrated circuit (PIC) design, the Mach-Zehnder Interferometer (MZI…

• 3 min read
quantum computing , Virtuoso Schematic Editor , Cadence blogs , Virtuoso Studio , PIC , AMS Designer , Rapid Adoption Kit , analog , Virtuoso RF , Layout EXL , Photonics Summit , Cadence training , Virtuoso , Analog Design Environment , RF design , photonics , mixed signalsignals , Circuit Design , online training , Custom IC

Cloud

True Hybrid Cloud Skyrockets Innovation

Unlocking the Power of True Hybrid Cloud for EDA Workloads As electronic design automation…

• 1 min read
Managed Cloud , True Hybrid Cloud , EDA , cloud , Lift and Shift , cadence cloud , cloud eda

Verification

PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)

As chip complexities increase and the industry evolved to more battery-powered devices…

• 3 min read
Verification IP , Low Power , PCIe , verification

Digital Design

Accelerating Silicon Success with Cadence’s Digital Full Flow

Cadence's Digital Full Flow delivers RTL-to-GDSII convergence with industry-leading…

• 1 min read
training , Cadence Cerebrus Intelligent Chip Explorer , digital full flow

SoC and IP

Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard

Modern compute systems have evolved beyond reliance on a single dominant interface…

• 2 min read
Design IP , PHY , AI Inferencing , 25G Ethernet , Edge Computing , 10G-KR , PCIe 5.0 , Ethernet , PCIe , SerDes , SerDes IP , Concurrent Multi-protocol Support , Multi-link , multi-protocol , AI

System, PCB, & Package Design 

BoardSurfers: Training Insights: Automating Artwork Configuration in PCB Editor

The Artwork Configuration feature of Allegro X PCB Editor in Release 24.1 automates…

• 3 min read
PCB Design Automation , Gerber file creation , PCB Editor Workflow , Allegro X PCB Editor , artwork , Automating PCB Artwork , Allegro PCB Editor , artwork film workflow , artwork film generation , Cadence Allegro Training , Film Generation in PCB , Allegro , film setup in Allegro X

Life at Cadence

Empowering the Next Generation of Engineers: UKESF Student Bursary Event 2025

Electronics lies at the heart of today's technological revolution, fuelling innovation…

• 3 min read
STEM , Cadence UK , Cadence Cares , giving back , volunteer

Cloud

Revolutionizing Chip Design in the Cloud

Cadence OnCloud Managed Cloud Service In today's fast-paced semiconductor industry…

• 1 min read
Managed Cloud , EDA , cloud , cadence cloud , cloud eda

Artificial Intelligence (AI)

Arm and Cadence Showcase AI System Collaboration at AI Infra Summit 2025

At the AI Infra Summit 2025 in Santa Clara, California, Arm's VP of Marketing for…

• 1 min read
artificial intelligence , cadence.ai , AI in chip design , Palladium , AI/ML , ARM , AI

Academic Network

Spotlight: Cornell Custom Silicon Systems

Written by Daniel Kaminski, Cornell Custom Silicon Systems Full Team Lead/Analog…

• 4 min read
ASIC , featured , Cadence Academic Network , pegasus , Virtuoso , Spectre , Innovus , Quantus , IC design

Analog/Custom Design

Virtuoso Studio: A Fresh Look - Redefining Your Design Experience

Virtuoso Studio IC 25.1 brings a modern refreshed interface designed for comfort…

• 2 min read
Virtuoso Studio , Custom IC Design

Verification

Regressions, Coverage Integration, and Verification Closure

Don't miss this opportunity to streamline your verification flow and achieve faster…

• 1 min read
webinar , verification

System, PCB, & Package Design 

Cadence OrCAD X and Allegro X 25.1 Is Now Available

The OrCAD X and Allegro X 25.1 release is now available from Cadence Downloads ,…

• 4 min read
System Capture , OrCAD X Capture , package designer , Allegro X PCB Editor , 25.1 , Topology Workbench , Allegro X Advanced Package Designer , Allegro X Design Platform , Aurora , PCB Editor , OrCAD X OnCloud , PCB design , OrCAD X Presto , OrCAD X , Sigrity , Pulse , allegro x

カスタムIC／ミックスシグナル

Virtuoso Studio がモダンな外観に刷新

Virtuoso Studio IC25.1 で刷新された機能についてご紹介しています。快適性のための Dark Gray テーマ、可読性のための TrueType…

• less than a min read
Virtuoso , japanese blog , Custom IC Design

Verification

Streamlining Digital Front-End Design and Verification with Cadence Tools

Plan, Simulate, and Debug: Streamlining Digital Front-End Design and Verification…

• 1 min read
webinar , xcelium , verification

Digital Design

Accelerating Design Closure with Cadence Certus Closure Solution v25.1

Cadence Certus Closure Solution addresses the challenges of timing closure in advanced…

• 2 min read
learning , training , certus , timing convergence

System, PCB, & Package Design 

Stay Future-Ready with Cadence Licensing and Installation Community Hub

Staying ahead in PCB and IC Package design means being ready for the latest releases…

• 1 min read
PCB , install , license , community forum , Cadence forums , PCB design

Digital Design

Smarter, Longer, Cooler: Low-Power Flow for the Devices That Never Sleep

Cadence’s Innovus Low-Power Flow v25.1 offers a comprehensive solution for implementing…

• 2 min read
digital badge , Low Power , Cadence Online Support , training , Innovus , Power Analysis
CDNS - Fix Layout Hompage