Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Doc Assistant A-Z: Making the Most of the Cadence Cloud-Based Help Viewer: Part1

Presenting the Doc Assistant from A-Z blog series, which focuses on the super-cool…

• 4 min read
In-Tool Help , user documentation , in-built help , Cloud-Based Help , Doc Assistant

Corporate News

The Next Leap in AI and CFD Simulation: Co-Optimization from Cadence and NVIDIA

Innovation in the AI and supercomputing domains is proceeding at a rapid pace, with…

• 5 min read
co-optimization , CFD , featured , supercomputing , NVIDIA , multiphysics simulation , millennium , AI , multiphysics

Analog/Custom Design

Spectre Tech Tips: Spectre S-Parameter Quality Checking and Fitting Tool

This blog introduces the Spectre®︎ S-Parameter Quality Checking and Fitting tool…

• 2 min read
S-parameter , quality checking , Spectre RF , fitting tool , Spectre Circuit Simulator , Spectre X Simulator

Corporate News

Celebrating the Wonders of Pi Day: A Journey into Mathematics and Beyond

Mathematics is a universal language, understood and appreciated in every corner of…

• 3 min read
PI , Culture , math , Pi Day , innovation , computational software

Corporate News

The Evolution of the Olympics: Tracing the Arc of Technological Innovation

The Olympics, a hallowed tradition with roots in ancient Greece, transitioned into…

• 4 min read
featured , Olympics , 2024 Paris Olympics , technology

Corporate News

Jumpstarting the Automotive Chiplet Ecosystem

The automotive industry stands on the cusp of a technological renaissance, ushering…

• 5 min read
Automotive , ucie , soafee , featured , chiplet

Academic Network

Video Search Tips - Get the Most Out of the Cadence Learning and Support Portal

As you might have seen already, we recently published “Get the Most Out of the Cadence…

• 2 min read
COS , Learning and Support Portal , Academic Network , online training

Digital Design

Unveiling the Blueprint for Next-Gen SoC with Cadence Tools

Insights From a Conversation With Matti Käyrä of SoC Hub, Finland The relentless…

• 4 min read

Computational Fluid Dynamics

DNS, LES, or RANS Simulation for Your Next Automotive Design

In this blog post, we will discuss the different types of turbulence models, when…

• 5 min read
CFD , Automotive , Turbulence Modeling , DNS , RANS , Millennium M1 , LES

Cloud

With MemVerge, Cadence Innovus Is Now Spot Instance Ready!

The pursuit of efficiency in cloud computing has led industries to innovate resource…

• 5 min read
Cost reduction , EDA , aws , cadence cloud , Innovus , MemVerge , Spot Instances

データセンター

データセンターの「オーバープロビジョニングを削減」と「未使用のキャパシティを最適化 」でサステナビリティを実現

進化を続けるデータセンターにおいて、未使用のキャパシティを削減し最適化していくことは運用管理者にとってとても重要です。 ここでお話しする「未使用のキャパシティ」とは…

• less than a min read
CFD , データセンター , japanese blog

Spotlight Taiwan

聯發科技分享運用AI最佳化訊號完整性設計經驗

參考原文: MediaTek Is Leveraging AI Optimization for Signal Integrity Design 在5G與6G通訊時代…

• less than a min read
optimality , system analysis , MSA , designed with cadence , taiwanese blog , AI , clarity

Digital Design

Revolutionizing Circuit Design with Quantus DSPF Interactive Output

In the field of electronics design, validating circuit designs has always been a…

• 4 min read
debug , DSPF , Quantus , signoff closure , debugging

Corporate News

The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation

The automotive industry is at the cusp of a technological leap that is arguably more…

• 5 min read
Automotive , chiplet , 3D-IC , heterogeneous integration

Verification

Flash Memory Demystified: Nor Flash Vs. Nand Flash

In the world of flash memory, two primary types dominate the market: NOR flash and…

• 4 min read

Analog/Custom Design

Webinar Series: Getting the Most Out of Your Virtuoso Layout Tools

Do black screens with a myriad of colorful rectangles keep you occupied all day at…

• less than a min read
analog , Virtuoso , Custom IC Design , Virtuoso Layout Suite

Corporate News

MediaTek Is Leveraging AI Optimization for Signal Integrity Design

In the 5G and 6G communications era, signal integrity design considerations have…

• 1 min read
optimality , designed with cadence , AI Optimization , AI

Data Center

Addressing the Skills Shortage in the Data Center Industry

Whether it’s a lack of new talent entering the sector, difficulties surrounding retention…

• less than a min read
CFD , data center , digital twin , Computational Fluid Dynamics

Digital Design

Training Insights – Dive into ATPG Flow with Cadence Modus DFT Software Solution

The prominent components of the EDA flow, like synthesis, place and route, and signoff…

• 2 min read
DFT , Modus DFT , ATPG
CDNS - Fix Layout Hompage