Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

System, PCB, & Package Design 

How is a Multi-board PCB System Assembly Different from Rigid-Flex Assembly

When people typically think of multi-board PCB design, they tend to picture racks…

• 4 min read
multi-board , multi-board systems , multiboard PCB , HighSpeed , multiboard , PCB design , multiboard systems , Allegro

Breakfast Bytes

The DARPA Electronic Resurgence Initiative (ERI)

Many weeks ago DARPA organized a summit at the Palace of Fine Arts in San Francisco…

• 8 min read
openroad , magestic , idea , posh , eri , darpa

Analog/Custom Design

Virtuoso IC6.1.8 and ICADVM18.1 Now Available

The IC6.1.8 and ICADVM18.1 production releases are now available for download. To…

• 5 min read
Analog Design Environment , ICADVM18.1 , ADE Explorer , ADE , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Virtuoso: The Next Overture , Custom IC Design , Custom IC , IC6.1.8

Breakfast Bytes

CDNLive Israel 2018

This week it was the last CDNLive of the year, CDNLive Israel in Tel Aviv. From my…

• 5 min read

Breakfast Bytes

Jasper User Group 2018

This week it is CDNLive Israel. But last week it was Jasper User Group (JUG). At…

• 8 min read
Jasper User Group , formal , formal signoff , JasperGold , Formal verification

Digital Design

What's in it for Me in Innovus 18.10 Release?

At advanced nodes, there’s always a deep conflict between power, performance, and…

• 1 min read
Digital Implementation forums , Tempus , Release Page , Cadence Online Support , Digital Implementation , Innovus , full flow , blog

Breakfast Bytes

Of Arms and the Man I Sing

Arma virumque cano—of arms and the man I sing. This is the famous opening line of…

• 6 min read
ARM Techcon , arm datacenter , hpe , xcelium , ARM , JasperGold , verification

Verification

Learn How Valens uses Specman Macros Automate Configuration of Verification Environments…

Valens has achieved success through applying Specman to their verification projects…

• less than a min read
verification

System, PCB, & Package Design 

Real World (Unexpected) Examples of Multi-Board PCB Systems

What do reusable rockets, self-driving cars, and the blockchain have in common? Besides…

• 4 min read
multi-board pcb system , multi-board , system architecture design , system level design , PCB system design , electronic system , system simulation , multiboard , system architect software , multiboard pcb system , elecronic system design

Breakfast Bytes

DDR5 Is on Our Doorstep

The talk of the town in the DRAM market (well, apart from its growth in the last…

• 3 min read
OIP , ddr5 , DDR4 , Micron , TSMC , DRAM

Breakfast Bytes

ESD Alliance Workshop on Digital Marketing: Tools and Sales

Yesterday was the first part about the ESD Alliance Digital Marketing workshop. Today…

• 3 min read
digital marketing , onespin , esd alliance

Spotlight Taiwan

Snapshots of CDNLive Taiwan 2018

Taiwan is one of the most important hubs for the global semiconductor industry. Served…

• 3 min read
Taiwan , CDNLive , cdnlive taiwan

PCB、IC封装：设计与仿真分析

升级到Allegro17.2-2016的10大理由之7：梯形凸块布线——下一代高速布线解决方案

通过梯形凸块布线高效利用布线通道 梯形凸块布线是一种新方法，可以通过在并行走线上添加梯形形状来控制引脚区域或者突破区域的阻抗，减少开放区域的串扰。这是一个突破性的布线策略…

• less than a min read
PCB , Chinese blog , Allegro 17.2 , 布线 , PCB设计 , 中文 , Allegro PCB Editor , Allegro PCB编辑器 , Allegro升级17.2 , 高速

Breakfast Bytes

ESD Alliance Workshop on Digital Marketing: Agility

Last week the ESD Alliance ran another workshop on digital marketing, with Nicolas…

• 5 min read
digital marketing , onespin , esd alliance

SoC and IP

NXP Introduces Tensilica HiFi 4 DSP-based Platforms to Secure IoT Edge Devices

Trust. Privacy. Confidentiality. These are three important concerns for designers…

• 1 min read
IP , IoT , HiFi , ip cores , Tensilica , semiconductor IP , Internet of Things

Breakfast Bytes

Azure for Silicon Design with Cadence and TSMC

I used to live on the Cote d'Azur, which is what everyone else calls the French Riviera…

• 4 min read
OIP , microsoft , TSMC , azure , cadence cloud

Whiteboard Wednesdays

Whiteboard Wednesdays - Tensilica Neural Network Compiler: An Offline Tool for Efficient…

In this week’s Whiteboard Wednesda ys video, Megha Daga describes how the Tensilica…

• less than a min read
DSP , Whiteboard Wednesdays , Tensilica , neural networks , AI

System, PCB, & Package Design 

How To Maintain Connectivity in a Multiboard PCB System

By John Burkhert Jr Bringing a multiboard system together is a chance for the designer…

• 7 min read
PCB , allegro edm , multi-board , System-Level Design , Allegro PCB Designer Team Design Option , multiboard , system , PCB design , pcb system , Allegro

Breakfast Bytes

David White and Machine Learning

Recently Cadence held a worldwide event for our interns. To read more about our intern…

• 6 min read
artificial intelligence , machine learning , David White , neural networks
CDNS - Fix Layout Hompage