Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog

Corporate News

Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs

Cadence has unveiled 10 Verification IP (VIP) for key emerging interfaces tuned for…

Corporate
• 1 min read
news story , Verification IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

カスタムIC／ミックスシグナル

SPECTRE 23.1 がリリースされました

SPECTRE 23.1 リリースは、 Cadence Downloads からダウンロードできます。サポートされているプラットフォームおよびその他のリリースの互換性情報については…

• less than a min read
Spectre 23.1 , fault analysis , Spectre Circuit Simulator , spectre fx , Spectre Fast Monte Carlo , japanese blog , Spectre X distributed simulation , Legato Reliability , Spectre X Simulator

Analog/Custom Design

Virtuoso Studio IC23.1 Now Available

Virtuoso Studio IC23.1 production releases are now available for download.

• 12 min read
featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement , IC Release Blog , Custom IC Design , Cadence Community , IC23.1

Corporate News

Recogni Is Making AI-Based Vision Inference Chips

Recogni is an AI chip start-up incorporated in 2017 for the automotive market. Like…

• 1 min read
Cloud Passport , cloud , designed with cadence , cadence cloud

System, PCB, & Package Design 

System Analysis Knowledge Bytes: A Step-by-Step Guide to Shorting Nets in Sigrity…

The System Analysis Knowledge Bytes blog series explores the capabilities and potential…

• 7 min read
Cadence Online Support , RAK , Celsius PowerDC , PowerSI

System, PCB, & Package Design 

BoardSurfers: Training Insights: Improve Debugging Efficiency Using Procedures In…

Debugging a PCB from a bare schematic and board is a time-consuming task. Using the…

• 3 min read
Cadence Online Support , RAK , inspectar , PCB design , Allegro PCB Editor , Allegro

Computational Fluid Dynamics

Exploring an Intake Manifold Operating Space in the Fidelity CFD Platform

In the Fidelity CFD platform, multiple design options can be created to accomplish…

• 2 min read
CFD , Engine Intake Manifold , operating conditions , valves , Fidelity CFD , engineering , simulation software

Verification

Accelerate Design Debugging Using Verisium Debug

Verisium Debug is an advanced debugging tool that helps engineers explore, analyze…

• 1 min read
Verification IP , Verisium Debug , verification

Analog/Custom Design

Knowledge Booster Training Bytes — Virtuoso CLE Webinar Recording Available

Virtuoso®︎ Concurrent Layout (CLE) is a layout editing environment that enables designers…

• 3 min read
concurrent layout editing , Virtuoso CLE , Virtuoso Layout EXL , digital badges , training bytes , Custom IC Design , online training , Virtuoso Layout Suite XL

Computational Fluid Dynamics

Accelerating Fidelity CFD on AMD EPYC CPUs with AMD 3D V-Cache Technology

Computational fluid dynamics (CFD) applications are memory bandwidth-hungry, and…

• 3 min read
Computational Fluid Dynamics , Fidelity CFD

Computational Fluid Dynamics

CadenceCONNECT CFD Is Coming to Europe

Join us this fall in Munich, Germany, on October 10-11, 2023, as we gather for CadenceCONNECT…

• 1 min read
CFD , Computational Fluid Dynamics , fluid dynamics , Fidelity CFD , CFD Applications , Mesh Generation , Cadence CFD , Meshing , CadenceCONNECT CFD

SoC and IP

Cadence Perspective: 224G SerDes Trend and Solution

As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped…

• 4 min read
LLM

カスタムIC／ミックスシグナル

Virtuosity: Voltus-XFi Result Browserを使用したプロのようなデバッグ: 効率を高める戦略

Cadence Voltus-XFi Customer Power Integrity Solutionに関するブログ・シリーズの第2部へようこそ。前回の記事では…

• less than a min read
Voltus-XFi , EMIR Analysis , Virtuoso Studio , Virtuoso , Virtuosity , japanese blog , Custom IC Design , debugging

Analog/Custom Design

Virtuoso Studio: Faster Than the Fastest - Custom Platform For the Next Decade

By Olivier Arnaud, Product Engineering Group Director, Cadence Design Systems. We…

• 4 min read
custom/analog , Virtuoso , Custom IC Design

System, PCB, & Package Design 

System Analysis Knowledge Bytes: Celsius PowerDC Methodology to Accurately Model…

This Rapid Adoption Kit (RAK) introduces a new quick and accurate method for DC-DC…

• 3 min read
Cadence Online Support , RAK , Training Insights , Sigrity , IR drop , online training , Online Support

Digital Design

Voltus Voice: Multi-Chiplet Marvels - Harnessing Power by Early Analysis of 3D-IC…

Read this blog to get a chip-centric perspective on how to perform power integrity…

• 5 min read
Early Rail Analysis , system in package , Voltus IC Power Integrity Solution , Innovus Implementation System , Integrity 3D-IC Platform , 3D-IC , IRdrop , system planning , Multi-Chiplet Design

Digital Design

Training Insights - RTL-to-GDSII: Creativity Meets Engineering in Chip Design

In this blog post, we will explore how the RTL-to-GDSII flow brings together the…

• 3 min read
High-Level Synthesis , Physical verification , ECO , conformal , IMC , conformal lec , DFT , Genus , Post layout simulations , Routing , Freshers , ASIC flow , LEC , logic Equivalency Checking , Post synthesis simulations , STA , Floorplanning , RTL-to-GDSII , EDA , NanoRoute , training , Gate level simulations , Logic Design , coverage analysis , training bytes , clock tree synthesis , Freshly Graduate , Digital Implementation , Encounter Digital Implementation , physical design , creativity , xcelium , Synthesis , RTL Code , signoff , Placement , RTL design , Gate level netlist , Tempus Timing Signoff Solution , timing signoff , physical implementation , vManager , internship , Modus ATPG , verification

カスタムIC／ミックスシグナル

デバイスレベル自動配置配線 ― 今現実に！

By Sravasti Nair Translator: Jiale Dou 半導体の世界は急速に進歩しており、アナログ/ミックスシグナル設計の需要も高まっています…

• less than a min read
Device level Auto Place and Route , Virtuoso Studio , japanese blog

Life at Cadence

Going Global with LGBTQ+ Pride at Cadence

In recognition of LGBTQ+ Pride month, we’re honoring and celebrating the LGBTQ+ global…

• 4 min read
LGBTQ+ , featured , Cadence Culture , great place to work

Analog/Custom Design

Virtuoso Studio: The Right Tool for the Right Job

By Sravasti Nair, Product Engineering Group Director, and Girish Vaidyanathan, Sr…

• 4 min read
featured , Virtuoso , analog design , Custom IC
CDNS - Fix Layout Hompage