Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Corporate News

Day 1 Track Summary: CadenceLIVE Silicon Valley 2026

From Vision to Execution — AI-Driven Semiconductor Design at System Scale Day 1 at…

• 6 min read
CadenceAI , chiplets , CadenceLIVE2026 , 3DIC , AIinEngineering , Semiconductor , SystemDesign , DigitalDesign , ChipDesign , DesignAutomation , verification

Corporate News

Beyond the Keynotes: Where Innovation Took a Tangible Form

On Day 1 of CadenceLIVE 2026 , the real depth of innovation unfolded on the exhibition…

• 2 min read
CadenceAI , featured , Millennium M2000 , Customer Booths , TECHLeaders , Palladium Z3 , AI for design , cadencelive , ChipStack AI Super Agent , design for AI , Protium X3 , CadenceLIVE SiliconValley 2026 , networking

Corporate News

Key Takeaways from CadenceLIVE Silicon Valley Keynotes

CadenceLIVE Silicon Valley opened against the backdrop of an industry under rapid…

• 6 min read
CadenceLIVE Silicon Valley 2026 , featured , NVIDIA , AI for design , Anirudh Devgan , design for AI , intelligent system design , keynote

Digital Design

Why Restructuring Matters: Essential Insights for Digital Design Engineers

In the fast-evolving world of digital design, engineers are constantly challenged…

• 4 min read
Genus , Joules , Cadence training , training bytes , Digital Implementation , Innovus , Timing analysis , Power Analysis , RTL design

Data Center

Physics Underpinning Decisions: Simulation‑Trained AI Optimizes Tokens per Watt

The rapid rise of AI factories is pushing data center infrastructure beyond the limits…

• 5 min read
news story , featured , AI Factories , digital twin , Cadence Reality Digital Twin Platform

Corporate News

The Stage Is Set: Design for AI, AI for Design at CadenceLIVE Silicon Valley

Something is shifting in the world of silicon design, and you can feel it even before…

• 4 min read
CadenceAI , featured , CadenceLIVE2026 , cadencelive silicon valley , Intelligent Systems , AI in chip design , Semiconductor Innovation , Electronic Design Automation , AIinEngineering , AI for design , System-Level Design , Semiconductor , design for AI , ChipDesign

Cloud

Accelerating Semiconductor Innovation at Cloud Scale

How Cadence Managed Cloud Services on AWS enable faster, scalable, more secure design…

• 3 min read
featured , Cadence Cloud Managed Services , aws , cadence cloud

Verification

C-PHYv3.0 Verification, 35% Throughput Boost for Camera and Display Designs

With the evolution of advanced camera systems and higher-resolution displays for…

• 4 min read
Verification IP , PHY Layer , CPHYv3.0 , 18 Wire state Mode , Camera and Display Interface Design , MIPI-CPHY

Cadence Japan

電子回路とフォトニック回路シミュレーションの統合

フォトニクスの重要性人工知能（AI）の急速な普及や高速モバイルネットワークの展開を背景に、データストレージ需要は大きく拡大しており、大量のデータを処理・転送する能力がこれまで以上に求められています…

• less than a min read
news story , featured , Spectre Photonics , Spectre , japanese blog

Data Center

Industry’s First UALink-200G Controller and PHY Running in 3nm!

AI systems are running into a familiar problem. Compute keeps scaling, but the infrastructure…

• 3 min read
AI data center , data center , hyperscale data center , AI factory

Analog/Custom Design

Quantus Assistant: Your AI Copilot for RC Extraction

An AI-powered copilot for Quantus that answers RC extraction questions in plain language…

• 5 min read
Cadence Quantus Copilot , Quantus Extraction Solution , qrc , Quantus , Custom IC Design , Assisted Flows , Virtuoso Layout Suite

Data Center

Scale Up vs. Scale Out in Modern AI Factories

Choosing pod fabrics, planning bisection bandwidth, and managing ordering semantics…

• 7 min read
GPU data center , data center , hyperscale data center , Data Center architecture

中文技术专区

CES 2026 回顾：基于真实可用的 eUSB2V2 系统演示 筑牢信任基石

没有什么比一套真实可用的系统更能建立信任。 这正是我们在拉斯维加斯 CES 2026 展会上展示的核心理念 —— 我们成功演示了业内首创的 3nm eUSB2V2…

• 1 min read
Design IP , IP , CES , USB , USB 2.0 , semiconductor IP , AI

Computational Fluid Dynamics

Setting New Windsurfing Record Speeds Above 100 KPH With Fidelity CFD

The Zephir Project, a high-performance research program led with ALTEN, was initiated…

• 4 min read
FINE Marine , featured , Fidelity CFD , Windsurfing , Zephir Project , Hydrodynamics , ALTEN

SoC and IP

SOCAMM: Modernizing Data Center Memory with LPDDR6/5X

Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the…

• 3 min read
Design IP , AI Inferencing , AI Factories , ip cores , lpddr5x , AI training , Lpddr6

Cadence Japan

東レの3Dプリンタ用樹脂粉末データを「Digimat」材料データベースに追加

3Dプリンタ造形における軽量化と高強度を両立する設計を支援 エムエスシーソフトウェア株式会社 (本社：東京都千代田区、代表取締役社長:今野ソックス真生、ケイデンスグループ…

• less than a min read
news story , featured , MSC Software , Digimat , japanese blog

Corporate News

CadenceLIVE Silicon Valley 2026: Powering AI, Transforming Design

Discover the future of electronics and system design at CadenceLIVE Silicon Valley…

• 3 min read
featured , NVIDIA , AI for design , broadcom , cadencelive , design for AI

Verification

EUSB2 V2 Explained: Multi Gigabit Symmetric and Asymmetric Operation

eUSB2‑V2 is stepping into the spotlight at a time when hardware designers are being…

• 4 min read
Verification IP , eUSB2v2 , eUSB , verification

Cadence Japan

Cadenceが「Where You Work Matters」でプラチナ認定雇用主に選出

Cadenceは、2026年の「Where You Work Matters」リストでプラチナ認定雇用主に選出されました。本評価は、質の高い仕事を創出や従業員の成長機会を広げる取り組みが高く評価されたものです…

• less than a min read
news story , featured , japanese blog
CDNS - Fix Layout Hompage